

# Reasoning About a Machine with Local Capabilities Provably Safe Stack and Return Pointer Management Technical Appendix Including Proofs and Details

Lau Skorstengaard  
Aarhus University  
lask@cs.au.dk

Dominique Devriese  
imec-DistriNet, KU Leuven  
dominique.devriese@cs.kuleuven.be

Lars Birkedal  
Aarhus University  
birkedal@cs.au.dk

May 11, 2018

## Contents

<b>1</b>	<b>Capability Machine Definition and Operational Semantics</b>	<b>2</b>
1.1	Domains and Notation . . . . .	2
1.2	Operational Semantics . . . . .	5
<b>2</b>	<b>Malloc specification</b>	<b>9</b>
<b>3</b>	<b>Macros</b>	<b>9</b>
3.1	Linking and ABI . . . . .	9
3.2	Flag table . . . . .	10
3.3	Macro definitions . . . . .	10
3.4	Stack . . . . .	15
3.5	Labels . . . . .	21
<b>4</b>	<b>Examples</b>	<b>25</b>
4.1	Encapsulation of Local State . . . . .	25
4.2	Encapsulation of Local State Using Local Capabilities and <code>scall</code> . . . . .	28
4.3	Well-Bracketedness Using Local Capabilities and <code>scall</code> . . . . .	32
4.4	Inverted Control and Return From Closure . . . . .	38
4.5	Variant of the “awkward” example . . . . .	38
<b>5</b>	<b>Logical Relation</b>	<b>48</b>
5.1	Worlds . . . . .	48
5.2	The logical relation . . . . .	51
5.3	Useful regions . . . . .	54
5.4	Lemmas . . . . .	54
5.4.1	Anti-reduction for the observation relation . . . . .	54

5.4.2	Standard regions . . . . .	55
5.4.3	Observation relation . . . . .	59
5.4.4	Register-file relation . . . . .	60
5.4.5	Expression relation . . . . .	60
5.4.6	Permission based conditions . . . . .	60
5.4.7	LR Sanity lemmas . . . . .	65
5.4.8	Malloc safe to pass to adversary . . . . .	66
5.4.9	Fundamental theorem of logical relations . . . . .	68
5.4.10	Scall macro-instruction correctness . . . . .	75
5.4.11	Malloc macro-instruction correctness . . . . .	79
5.4.12	Create closure macro-instruction correctness . . . . .	80
5.4.13	Helper lemmas about the stack . . . . .	81
5.4.14	Memory Segment Satisfaction . . . . .	82
5.4.15	Future worlds . . . . .	84
5.4.16	Value relation . . . . .	85
<b>6</b>	<b>Other examples and applications</b>	<b>87</b>
6.1	Stack and return pointer handling without OS involvement using local capabilities	87
6.2	A result to prove... . . . . .	89
<b>7</b>	<b>Related reading</b>	<b>89</b>
7.1	Capability machines . . . . .	89
7.1.1	M-Machine . . . . .	89
7.1.2	CHERI . . . . .	89
7.2	Logical Relations . . . . .	90

# 1 Capability Machine Definition and Operational Semantics

## 1.1 Domains and Notation

$$\begin{aligned}
\text{Addr} &\stackrel{\text{def}}{=} \mathbb{N} \\
\text{Word} &\stackrel{\text{def}}{=} \text{Cap} + \mathbb{Z} \\
\text{Reg} &\stackrel{\text{def}}{=} \text{RegisterName} \rightarrow \text{Word} \\
\text{Mem} &\stackrel{\text{def}}{=} \text{Addr} \rightarrow \text{Word} \\
\text{Perm} &::= \text{O} \mid \text{RO} \mid \text{RW} \mid \text{RWL} \mid \text{RX} \mid \text{E} \mid \text{RWX} \mid \text{RWLX} \\
\text{ExecConf} &\stackrel{\text{def}}{=} \text{Reg} \times \text{Mem} \\
\text{Global} &::= \text{GLOBAL} \mid \text{LOCAL} \\
\text{Cap} &\stackrel{\text{def}}{=} (\text{Perm} \times \text{Global}) \times \text{Addr} \times (\text{Addr} + \{\infty\}) \times \text{Addr} \\
\text{Conf} &\stackrel{\text{def}}{=} \text{ExecConf} + \{\text{failed}\} + \{\text{halted}\} \times \text{Mem} \\
\text{MemSegment} &\stackrel{\text{def}}{=} \text{Addr} \rightarrow \text{Word}
\end{aligned}$$

Local capabilities have been added by adding a new domain Global which represents whether a capability is local or global. There are two new permissions RWL and RWLX that permits writing local capabilities. They are otherwise the same as their non-”permit write local” counterparts.

As we have  $\infty$  as a possible address, but our words cannot express  $\infty$ . We pick  $-42$  as a representative for  $\infty$  when it is in memory (we could have picked any negative number). Note that  $-42$  is not an address, so for address operations  $-42$  only represents  $\infty$ . It is the responsibility of the programmer to keep track of what represents addresses (and take necessary precautions).

Define the following predicate:

**Definition 1.** We say word  $w$  "is non-local" iff either

- $w = ((perm, g), base, end, a) (perm, GLOBAL)$  for some  $perm, a, base,$  and  $end$ ; or
- $w \in \mathbb{Z}$

■



Figure 1: Locality hierarchy

Things to note:

- RegisterName contains pc, but is otherwise a sufficiently large finite set.
- Table 1 describes what all the permissions grant access to.
- Figure 2 shows the ordering of the permissions, i.e, the elements of Perm.
- Figure 1 shows the ordering of LOCAL and GLOBAL, i.e., the elements of Global.
- The ordering of Perm  $\times$  Global is pointwise.




Figure 2: Permission hierarchy

O	No permissions. Grants no permissions
RO	Read only. Grants read permission
RW	Read-write. Grants read and write permission. Storage of local capabilities prohibited.
RWL	Read-write, permit write local. Grants read and write permission. Storage of local capabilities possible.
RX	Execute permission. Grants execute and read permissions.
E	Enter permission. This permission grants no access, but when jumped to, it will turn into an RX permission.
RWX	Read-write-execute permission. Grants read, write, and execute permissions. Storage of local capabilities prohibited.
RWLX	Read-write-execute, permit write local. Grants read, write, and execute permissions. Storage of local capabilities possible.

Table 1: The permissions in this capability system

Notation:

$i$	$\in$	Instructions
$r$	$\in$	RegisterName
$pc$	$\in$	Cap
$pc$	$\in$	RegisterName
$\Phi$	$\in$	ExecConf
$m, \Phi.\text{mem}$	$\in$	Mem
$\Phi.\text{reg}$	$\in$	Reg
$a$	$\in$	Addr
$perm$	$\in$	Perm
$((perm, g), base, end, a)$	$\in$	Cap
$n$	$\in$	$\mathbb{Z}$
$ms$	$\in$	MemSegment

Words and instructions:

$lw$	$::=$	$[r]$
$hw$	$::=$	$\langle r \rangle_m$
$rv$	$::=$	$n \mid lw$
$i$	$::=$	$\text{jmp } lw \mid \text{jnz } lw \ lw \mid \text{move } lw \ rv \mid \text{load } lw \ hv \mid \text{store } hw \ rv \mid$ $\text{plus } lw \ rv \ rv \mid \text{minus } lw \ rv \ rv \mid \text{lt } lw \ rv \ rv \mid \text{lea } lw \ rv \mid \text{restrict } lw \ rv \mid \text{subseg } lw \ rv \ rv \mid$ $\text{isptr } lw \ rv \mid \text{getp } lw \ lw \mid \text{getl } lw \ lw \mid \text{getb } lw \ lw \mid \text{gete } lw \ lw \mid \text{geta } lw \ lw \mid$ $\text{fail} \mid \text{halt}$

Further define  $reg_0 \in \text{Reg}$  such that

$$\forall r \in \text{RegisterName}. reg_0(r) = 0$$

## 1.2 Operational Semantics

Assume a *decode* function that decodes words to instructions:

$$\text{decode} : \text{Word} \rightarrow \text{Instructions}$$

Assume an *encodePerm*, *encodeLoc*, and *encodePermPair* function that encodes a permissions, locality, and permission pair, respectively, as an integer:

$$\begin{aligned} \text{encodePerm} &: \text{Perm} \rightarrow \mathbb{Z} \\ \text{encodeLoc} &: \text{Global} \rightarrow \mathbb{Z} \\ \text{encodePermPair} &: (\text{Perm} \times \text{Global}) \rightarrow \mathbb{Z} \end{aligned}$$

Further, assume a left inverse function, *decodePermPair*, that decodes permissions

$$\text{decodePermPair} : \mathbb{Z} \rightarrow (\text{Perm} \times \text{Global})$$

We define the operational semantics as follows:

$$\begin{aligned} \Phi \rightarrow \llbracket \text{decode}(\Phi.\text{mem}(a)) \rrbracket (\Phi) & \quad \text{if } \Phi.\text{reg}(\text{pc}) = ((\text{perm}, g), \text{base}, \text{end}, a) \\ & \quad \text{and } \text{base} \leq a \leq \text{end} \\ & \quad \text{and } \text{perm} \in \{\text{RX}, \text{RWX}, \text{RWLX}\} \\ \Phi \rightarrow \text{failed} & \quad \text{otherwise} \end{aligned}$$

A number of functions and predicates used in the definition of  $\llbracket - \rrbracket$  (defined later). Notice all of them are total.

$$\begin{aligned} \text{readAllowed}(\text{perm}) &= \begin{cases} \text{true} & \text{if } \text{perm} \in \{\text{RWX}, \text{RWLX}, \text{RX}, \text{RW}, \text{RWL}, \text{RO}\} \\ \text{false} & \text{otherwise} \end{cases} \\ \text{writeAllowed}(\text{perm}) &= \begin{cases} \text{true} & \text{if } \text{perm} \in \{\text{RWX}, \text{RWLX}, \text{RW}, \text{RWL}\} \\ \text{false} & \text{otherwise} \end{cases} \\ \text{updatePcPerm}(w) &= \begin{cases} ((\text{RX}, g), \text{base}, \text{end}, a) & \text{if } w = ((\text{E}, g), \text{base}, \text{end}, a) \\ w & \text{otherwise} \end{cases} \\ \text{nonZero}(w) &= \begin{cases} \text{true} & \text{if } w \in \text{Cap} \text{ or } w \in \mathbb{Z} \text{ and } w \neq 0 \\ \text{false} & \text{otherwise} \end{cases} \\ \text{withinBounds}((-, \text{base}, \text{end}, a)) &= \begin{cases} \text{true} & \text{if } \text{base} \leq a \leq \text{end} \\ \text{false} & \text{otherwise} \end{cases} \\ \text{updatePc}(\Phi) &= \begin{cases} \Phi[\text{reg.pc} \mapsto \text{newPc}] & \text{if } \Phi.\text{reg}(\text{pc}) = ((\text{perm}, g), \text{base}, \text{end}, a) \\ & \text{and } \text{newPc} = ((\text{perm}, g), \text{base}, \text{end}, a + 1) \\ \text{failed} & \text{otherwise} \end{cases} \end{aligned}$$

$$\begin{aligned}
\llbracket \text{fail} \rrbracket (\Phi) &= \text{failed} \\
\llbracket \text{halt} \rrbracket (\Phi) &= (\text{halted}, \Phi.\text{mem}) \\
\llbracket \text{jmp } lv \rrbracket (\Phi) &= \Phi[\text{reg.pc} \mapsto \text{updatePcPerm}(\Phi.\text{reg}(lv))] \\
\llbracket \text{jnz } lv \text{ } rv \rrbracket (\Phi) &= \begin{cases} \Phi[\text{reg.pc} \mapsto \text{updatePcPerm}(\Phi.\text{reg}(lv))] & \text{if } \text{nonZero}(\Phi.\text{reg}(rv)) \\ \text{updatePc}(\Phi) & \text{if not } \text{nonZero}(\Phi.\text{reg}(rv)) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{load } [r_1] \langle r_2 \rangle_m \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg.r}_1 \mapsto w]) & \text{if } \Phi.\text{reg}(r_2) = ((\text{perm}, g), \text{base}, \text{end}, a) = c \\ & \text{and } \text{readAllowed}(\text{perm}) \text{ and } \text{withinBounds}(c) \\ & \text{and } w = \Phi.\text{mem}(a) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{store } \langle r_1 \rangle_m [r_2] \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{mem}.a \mapsto w]) & \text{if } \Phi.\text{reg}(r_1) = ((\text{perm}, g), \text{base}, \text{end}, a) = c \\ & \text{and } \text{writeAllowed}(\text{perm}) \text{ and } \text{withinBounds}(c) \\ & \text{and if } w = ((-, \text{LOCAL}), -, -, -), \\ & \text{then } \text{perm} \in \{\text{RWLX}, \text{RWL}\} \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{move } [r_1] \text{ } rv \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg.r}_1 \mapsto rv]) & rv \in \mathbb{Z} \\ \text{updatePc}(\Phi[\text{reg.r}_1 \mapsto \Phi.\text{reg}(rv)]) & \text{otherwise} \end{cases} \\
\llbracket \text{lea } [r_1] \text{ } rv \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg.r}_1 \mapsto c]) & \text{if either } n = rv \text{ or } rv = [r_2] \text{ and } n = \Phi.\text{reg}(r_2) \\ & \text{and in either case } n \in \mathbb{Z} \\ & \text{and } \Phi.\text{reg}(r_1) = ((\text{perm}, g), \text{base}, \text{end}, a) \\ & \text{and } \text{perm} \neq \text{E} \\ & \text{and } c = ((\text{perm}, g), \text{base}, \text{end}, a + n) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{restrict } [r] \text{ } rv \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r \mapsto c]) & \text{if } \Phi.\text{reg}(r) = (\text{permPair}, \text{base}, \text{end}, a) \\ & \text{and either } rv = n \text{ or } \Phi.\text{reg}(rv) = n \\ & \text{and in either case } n \in \mathbb{Z} \\ & \text{and } \text{decodePermPair}(n) \sqsubseteq \text{permPair} \\ & \text{and } c = (\text{decodePermPair}(n), \text{base}, \text{end}, a) \\ \text{failed} & \text{otherwise} \end{cases}
\end{aligned}$$

$$\begin{aligned}
\llbracket \text{plus } [r_1] \text{ } rv_1 \text{ } rv_2 \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto n_1 + n_2]) & \text{if for } i \in \{1, 2\} \\ & n_i = rv_i \text{ or } n_i = \Phi.\text{reg}(rv_i) \\ & \text{and in either case } n_i \in \mathbb{Z} \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{minus } [r_1] \text{ } rv_1 \text{ } rv_2 \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto n_1 - n_2]) & \text{if for } i \in \{1, 2\} \\ & n_i = rv_i \text{ or } n_i = \Phi.\text{reg}(rv_i) \\ & \text{and in either case } n_i \in \mathbb{Z} \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{lt } [r_1] \text{ } rv_1 \text{ } rv_2 \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto 1]) & \text{if for } i \in \{1, 2\} \\ & n_i = rv_i \text{ or } n_i = \Phi.\text{reg}(rv_i) \\ & \text{and in either case } n_i \in \mathbb{Z} \\ & \text{and } n_1 < n_2 \\ \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto 0]) & \text{if for } i \in \{1, 2\} \\ & n_i = rv_i \text{ or } n_i = \Phi.\text{reg}(rv_i) \\ & \text{and in either case } n_i \in \mathbb{Z} \\ & \text{and } n_1 \not< n_2 \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{subseg } [r] \text{ } rv_1 \text{ } rv_2 \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r \mapsto c]) & \text{if } \Phi.\text{reg}(r) = ((\text{perm}, g), \text{base}, \text{end}, a) \\ & \text{and for } i \in \{1, 2\} \\ & n_i = rv_i \text{ or } n_i = \Phi.\text{reg}(rv_i) \\ & \text{and in either case } n_i \in \mathbb{N} \\ & \text{and } \text{base} \leq n_1 \\ & \text{and } n_2 \leq \text{end} \text{ where } n_2 \in \mathbb{N} \\ & \text{or } n_2 = -42 \text{ and } \text{end} = \infty \\ & \text{and } \text{perm} \neq \text{E} \\ & \text{and } c = ((\text{perm}, g), n_1, n_2, a) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{geta } [r_1] \text{ } [r_2] \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto a]) & \text{if } \Phi.\text{reg}(r_2) = ((-, -), -, -, a) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{getb } [r_1] \text{ } [r_2] \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto \text{base}]) & \text{if } \Phi.\text{reg}(r_2) = ((-, -), \text{base}, -, -) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{gete } [r_1] \text{ } [r_2] \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto \text{end}]) & \text{if } \Phi.\text{reg}(r_2) = ((-, -), -, \text{end}, -) \text{ and } \text{end} \neq \infty \\ \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto -42]) & \text{if } \Phi.\text{reg}(r_2) = ((-, -), -, \infty, -) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{getp } [r_1] \text{ } [r_2] \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto \text{encodePerm}(\text{perm})]) & \text{if } \Phi.\text{reg}(r_2) = ((\text{perm}, -), -, -, -) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{getl } [r_1] \text{ } [r_2] \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto \text{encodeLoc}(g)]) & \text{if } \Phi.\text{reg}(r_2) = ((-, g), -, -, -) \\ \text{failed} & \text{otherwise} \end{cases} \\
\llbracket \text{isptr } [r] \text{ } rv \rrbracket (\Phi) &= \begin{cases} \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto 1]) & \text{if } \Phi.\text{reg}(rv) \in \text{Cap} \\ \text{updatePc}(\Phi[\text{reg}.r_1 \mapsto 0]) & \text{otherwise} \end{cases}
\end{aligned}$$

Define the following macros: `restrict`, `subseg`, and `lea` that does not overwrite the source register. A `store` that allows integers to be stored directly. `store` requires a register  $r_t$  for storage of temporary values to be available.

```

restrict r1 r2 r3 r4  $\stackrel{def}{=} \text{move } r_1 r_2$ 
                                restrict r1 r3 r4
subseg r1 r2 r3 r4  $\stackrel{def}{=} \text{move } r_1 r_2$ 
                                subseg r1 r3 r4
lea r1 r2 r3  $\stackrel{def}{=} \text{move } r_1 r_2$ 
                                lea r1 r3
store r n  $\stackrel{def}{=} \text{move } r_t n$ 
                                store r rt

```

**Lemma 1** (Determinacy). *If  $\Phi \rightarrow \Phi'$  and  $\Phi \rightarrow \Phi''$ , then  $\Phi' = \Phi''$ . If  $\Phi \rightarrow_n \Phi'$  and  $\Phi \rightarrow_n \Phi''$ , then  $\Phi' = \Phi''$ . If  $\Phi \rightarrow_n \Phi'$  and  $\Phi \rightarrow_{n'} (\text{halted}, \text{mem}'')$ , then  $n \leq n'$  and  $\Phi' \rightarrow_{n'-n} (\text{halted}, \text{mem}'')$ . ■*

*Proof.* By easy inspection of the definition of the operational semantics. □



## 2 Malloc specification

**Specification 1** (Malloc Specification).  $c_{malloc}$  satisfies the specification for malloc iff

$$\begin{aligned}
& c_{malloc} = ((E, \text{GLOBAL}), -, -, -) \wedge \\
& \exists \iota_{malloc,0}. \\
& (\forall \iota' \sqsupseteq^{priv} \iota_{malloc,0}. \forall W, i. W(i) = \iota' \Rightarrow \iota'.H(\iota'.s)(\xi^{-1}(W)) = \iota'.H(\iota'.s)(\xi^{-1}([i \mapsto W(i)]))) \wedge \\
& \iota_{malloc,0}.v = \text{perm} \wedge \\
& (\forall \Phi \in \text{ExecConf}. \forall ms_{footprint}, ms_{frame} \in \text{MemSegment}. \\
& \quad \forall i, n, size \in \mathbb{N}. \forall w_{ret} \in \text{Word}. \\
& \quad \forall \iota_{malloc} \sqsupseteq^{priv} \iota_{malloc,0} \wedge \\
& \quad \Phi.\text{mem} = ms_{footprint} \uplus ms_{frame} \wedge ms_{footprint} :_n [i \mapsto \iota_{malloc}] \wedge \\
& \quad \Phi.\text{reg}(r_1) = size \wedge size \geq 0 \wedge \Phi.\text{reg}(r_0) = w_{ret} \wedge \\
& \quad \Phi.\text{reg}(\text{pc}) = \text{updatePcPerm}(c_{malloc}) \\
& \Rightarrow \\
& \quad \exists \Phi' \in \text{ExecConf}. \exists ms'_{footprint}, ms_{alloc} \in \text{MemSegment}. \\
& \quad \exists j \in \mathbb{N}. j > 0 \wedge \exists b', e' \in \text{Addr}. \exists \iota'_{malloc} \in \text{Region}. \\
& \quad \Phi \rightarrow_j \Phi' \wedge \\
& \quad \Phi'.\text{mem} = ms'_{footprint} \uplus ms_{alloc} \uplus ms_{frame} \wedge \\
& \quad \iota'_{malloc} \sqsupseteq^{pub} \iota_{malloc} \wedge \\
& \quad ms'_{footprint} :_{n-j} [i \mapsto \iota'_{malloc}] \wedge \\
& \quad \text{dom}(ms_{alloc}) = [b', e'] \wedge \forall a \in [b', e']. ms_{alloc}(a) = 0 \wedge \\
& \quad \Phi'.\text{reg} = \Phi.\text{reg}[\text{pc} \mapsto \text{updatePcPerm}(w_{ret})][r_1 \mapsto ((\text{RWX}, \text{GLOBAL}), b', e', b')] \wedge \\
& \quad size - 1 = e' - b' \wedge \\
& (\forall \Phi \in \text{ExecConf}. (\Phi.\text{reg}(r_1) \notin \mathbb{Z} \vee \Phi.\text{reg}(r_1) < 0) \wedge \Phi.\text{reg}(\text{pc}) = \text{updatePcPerm}(c_{malloc}) \Rightarrow \exists j \in \mathbb{N}. \Phi \rightarrow_j \text{failed})
\end{aligned}$$

■

In the specification above  $\iota'_{malloc}$  is a future region of the initial region that governs malloc.

## 3 Macros

In order to write readable example programs, we provide macros (macro-instructions) that can be implemented in terms of the instruction set given in the formalisation.

In order to compute offsets and the like, the macros need registers to keep temporary computations in. We assume such a small set of registers  $\text{RegisterName}_t \subseteq \text{RegisterName}$  is available and that  $\text{RegisterName}_t$  does not contain registers explicitly named in a program nor  $r_0, r_{stk}$ , or pc (but clearing all registers still clears the temporary registers).

### 3.1 Linking and ABI

In order to make capabilities to trusted code (and possibly untrusted code) available, we assume that some sort of linker has made these available. This is done in the following way: For every function, the first memory cell the capability for that function governs contains a capability for

the linking table. Each function name in a program corresponds to an offset in the table, e.g., `malloc` could be at offset 0. When a name is used in a program, it indicates what entry from the linking table to pick. The table should always be accessible by taking a copy of the capability in the pc-register and adjusting it to point to the first cell it governs.

The capability linking table can be shared between multiple functions that are linked to the same capabilities as it is accessed through read-only capabilities.

### 3.2 Flag table

A function may use flags to signal failure. We use the convention that a flag table is available in the second memory cell of a functions code (so just after the linking table). The flag table is accessed through a read-write capability and initially it contains all zero. Like the linking table, each entry is associated with a name which may appear in the macros.

The flag table should never be shared between distrusting parties.

We will often want to make room in memory for a linking-table capability and a flag-table capability. We therefore define a constant that represents the offset of the actual code of a function caused by these two capabilities:

$$\text{offsetLinkFlag} \stackrel{\text{def}}{=} 2$$

### 3.3 Macro definitions

In the following, we describe each of the macros. The descriptions are so detailed that it should be a simple matter to implement the macros. We provide a proposed implementation for each of the macros in order to install some confidence in the fact that it is possible to implement each of the macro.

**fetch**  $r$   $f$  load the entry of the linking table corresponding to  $f$  to register  $r$ .

One possible fetch implementation (`r_t1` and `r_t2` are registers in `RegName.t`).

```

move r pc
getb r_t1 r
geta r_t2 r
minus r_t1 r_t1 r_t2 // Offset to first address, i.e., linking table (b-a)
lea r r_t1
load r r
lea r ... // ... replaced with offset to f in the linking table
move r_t1 0
move r_t2 0
load r r // f capability loaded to register r

```

**call**  $r(\bar{r}_{args}, \bar{r}_{priv})$

$\bar{r}_{args}$  and  $\bar{r}_{priv}$  are lists of registers. An overview of this call:

- Set up activation record
- Create local enter capability for activation (protected return pointer)
- Clear unused registers
- Jump
- Upon return: Run activation code

A more detailed description of each of the above steps:

### Set up activation record

- Run malloc to get a piece of memory with space for:
  - Words in  $\bar{r}_{priv}$
  - Code return capability (opc)
  - Activation code
- Store the words in  $\bar{r}_{priv}$  to the activation record.
- Adjust a copy of the current pc to point to the return address in code and save it to the activation record.
- Write the activation code to the activation record.

**Create local enter capability for activation** Adjust the capability for the activation record to point to the beginning of the activation record and restrict it to a local enter-capability. Place this capability in  $r_0$ .

**Clear unused registers** Clear all the register that are not pc,  $r$ ,  $r_0$  or in  $\bar{r}_{args}$ .

**Jump** Jump to register  $r$

**Activation code** The activation code does the following:

- Move the stored “private” words in to their respective  $\bar{r}_{priv}$  registers.
- Load the return capability to pc

Possible implementation. We will use malloc  $r\ n$  and rclear  $\bar{r}$  (defined below). Assume  $r_{\bar{priv}} = r_{priv,1}, \dots, r_{priv,n}$

```
malloc r_t ... // ... is the size of activation record
// store private state in activation record
store r_t r_priv,1
lea r_t 1
store r_t r_priv,2
lea r_t 1
...
lea r_t 1
store r_t r_priv,n
lea r_t 1
// store old pc
move r_t1 pc
lea r_t1 ... // ... is the offset to return address
store r_t r_t1
lea r_t1 1
// store activation record
store r_t encode(i_1)
lea r_t1 1
...
lea r_t1 1
store r_t encode(i_m)
lea r_t1 k // k is m-1, i.e. the offset to the first instruction of the activation code.
restrict r_t1 encodePermPair((Local,e))
move r_0 r_t1
```

```

rclear R // R = RegisterName - {r,pc,r_0,r_args}
jmp r

```

Activation record. The instructions correspond to  $i_1, \dots, i_m$  in the above.

```

move r_t pc
getb r_t1 r_t
geta r_t2 r_t
minus r_t1 r_t1 r_t2
// load private state
lea r_t r_t1
load r_priv,1 r_t
lea r_t 1
load r_priv,2 r_t
lea r_t 1
...
lea r_t 1
load r_priv,n r_t
lea r_t 1
// load old pc
load pc r_t

```

**malloc**  $r\ n$  Calls malloc to allocate a piece of memory of size  $n$ . The capability will be stored in register  $r$ . One possible malloc implementation ( $r\_t1$  is a register in RegName.t) and  $r\_1$  is the register from the malloc specification.

```

fetch r malloc
move r_1 n
// save return pointer
move r_t1 r_0
// setup new return pointer
move r_0 pc
lea r_0 4 // 4 is the offset to just after jmp r
restrict r_0 encodePerm(e)
jmp r
move r r_1
move r_0 r_t1 // restore return pointer
move r_1 0
move r_t1 0

```

**assert**  $flag\ r_1\ r_2$  Compares the words in register  $r_1$  and  $r_2$  (if one of them is an integer, then use that in the comparison). If they are equal, then execution continues. If they are unequal, then the assertion flag named  $flag$  in the flag list is set to 1 and execution halts (if no flag is specified, then the first flag in the list is set to 1).

There are four different asserts based on whether  $r_1$  and  $r_2$  are registers or numbers. If  $r_1$  and  $r_2$  are registers:

```

// setup pointer to fail.
move r_t3 pc
lea r_t3 ... // ... is the offset to fail
// make sure both registers contain either capability or integer

```

```

isptr r_t1 r_1
isptr r_t2 r_2
minus r_t1 r_t1 r_t2
jnz r_t3 r_t1
// set up capability for cap case:
move r_t4 pc
lea r_t4 ... // ... is the offset to caps
jnz r_t4 r_t2 // jump to caps if r_t2 contains a capability
// the two registers contain an integer
minus r_t1 r_1 r_2
jnz r_t3 r_t1
// the two integers in the registers are equal
move r_t4 pc
lea r_t4 ... // .. offset to success
caps:
geta r_t1 r_1
geta r_t2 r_2
minus r_t1 r_t1 r_t2
jnz r_t3 r_t1
getb r_t1 r_1
getb r_t2 r_2
minus r_t1 r_t1 r_t2
jnz r_t3 r_t1
gete r_t1 r_1
gete r_t2 r_2
minus r_t1 r_t1 r_t2
jnz r_t3 r_t1
getp r_t1 r_1
getp r_t2 r_2
minus r_t1 r_t1 r_t2
jnz r_t3 r_t1
getl r_t1 r_1
getl r_t2 r_2
minus r_t1 r_t1 r_t2
jnz r_t3 r_t1
// the two capabilities in the registers are equal
move r_t4 pc
lea r_t4 ... // .. offset to success
fail:
// get the flag capability
move r_t3 pc
getb r_t1 pc
geta r_t2 pc
minus r_t1 r_t1 r_t2
lea r_t3 r_t1
lea r_t3 1 // the flag table capability is at the second address of cap.
load r_t1 r_t3
lea r_t1 ... // ... is the offset of flag in the table
store r_t1 1

```

```

        halt
success:
        // clean up
        move r_t1 0
        move r_t2 0
        move r_t3 0
        move r_t4 0

```

If  $r_1$  is a register, but  $r_2$  is a constant:

```

        // setup pointer to fail.
        move r_t3 pc
        lea r_t3 ... // ... is the offset to fail
        // make sure both registers contain either capability or integer
        isptr r_t1 r_1
        jnz  r_t3 r_t1
        minus r_t1 r_1 r_2
        jnz r_t3 r_t1
        // the two integers in the registers are equal
        move r_t3 pc
        lea r_t3 ... // .. offset to success
fail:
        // get the flag capability
        move r_t3 pc
        getb r_t1 pc
        geta r_t2 pc
        minus r_t1 r_t1 r_t2
        lea r_t3 r_t1
        lea r_t3 1 // the flag table capability is at the second address of cap.
        load r_t1 r_t3
        lea r_t1 ... // ... is the offset of flag in the table
        store r_t1 1
        halt
success:
        // clean up
        move r_t1 0
        move r_t3 0

```

The case where  $r_1$  is a constant and  $r_2$  is a register is omitted. The case where both are constant is also omitted - if the constants are the same, then the macro is nothing. If they are different, then it corresponds to the failed part of both of the above implementations.

**mclear**  $r$  Stores 0 to all the memory cells the capability  $r$  governs.<sup>1</sup>

Possible implementation:

```

        move r_t r
        getb r_t1 r_t
        geta r_t2 r_t
        minus r_t2 r_t1 r_t2

```

---

<sup>1</sup>This may in some cases seem like an unreasonable slow instruction. In a real system it would probably be implemented as a vector operation which allows modification of continuous segments of memory rather fast.

```

        lea r_t r_t2
        gete r_t2
        minus r_t1 r_t2 r_t1
        plus r_t1 r_t1 1
        move r_t2 pc
        lea r_t2 ... // ... is the offset to end
        move r_t3 pc
        lea r_t3 ... // ... is the offset to iter
iter:
        jnz r_t2 r_t1
        store r_t 0
        lea r_t 1
        plus r_t1 r_t1 1
        jmp r_t3
end:
        move r_t 0
        move r_t1 0
        move r_t2 0
        move r_t3 0

```

`rclear  $\bar{r}$`  Moves 0 to all the registers in the list  $\bar{r}$ .

Possible implementation: Say  $\bar{r} = r_1, \dots, r_n$

```

move r_1 0
move r_2 0
// ...
move r_n 0

```

Note:

- `call` will fail if we have local capabilities in one of the registers of the “private” register list as it relies on a capability returned by `malloc` which will not be permit-write-local. This severely limits how `scall` can be used and it provides very little in terms of control-flow integrity when nested. Below, we introduce `scall` which can handle local capabilities in the “private” state.

### 3.4 Stack

Some programs will assume access to a stack which will be in part indicated by the program macros but also in the correctness lemma. The stack is accessed through a local RWLX-capability. Programs will assume that the stack resides in some register, say  $r_{stk}$ .

The stack resides entirely in memory. There is no separation between the memory and the stack, so when we talk about the stack it is as a conceptual thing.

Even though the memory is infinite, we will only use a finite part for the stack. If we have allocated too little memory for the stack, and we try to push something anyway, then the execution will fail. As we consider failing admissible, we are okay with this.

When not in the middle of a push or a pop, the stack capability points to the top word of the stack. For an empty stack, the stack capability points to the address just below of the range of authority for the stack capability.

The stack grows upwards

**push**  $r$  Pushes the word in register  $r$  to the stack by incrementing the address of the stack capability by one and storing the word through the stack capability.

Possible implementation:

```
lea r_stk 1
store r_stk r
```

**pop**  $r$  Pops the top word of the stack by loading it to register  $r$ , and decrementing the address of the stack capability.

```
load r r_stk
minus r_t1 0 1
lea r_stk r_t1
```

**scall**  $r(\bar{r}_{args}, \bar{r}_{priv})$

$\bar{r}_{args}$  and  $\bar{r}_{priv}$  are lists of registers. This call assumes  $r_{stk}$  contains a stack capability. An overview of this call:

- Push “private” registers to the stack.
- Push the restore code to the stack.
- Push return address capability
- Push stack capability
- Create protected return pointer
- Restrict stack capability to unused part
- Clear the part of the stack we release control over
- Clear unused registers
- Jump
- Upon return: Run the on stack restore code
- Return address in caller-code: Restore “private” state

A more detailed description of the above steps:

**Push “private” registers to the stack** Push all the words in the registers in  $\bar{r}_{priv}$  to the stack.

**Push the restore code to the stack** Push the restore code to the stack (described later). This code needs to be on the stack to make sure the stack capability can be restored. We keep the restore code on the stack minimal. The caller code does the rest of the restoration.

**Push return address capability** Push a capability for the return address (in the memory) to the stack.

**Push stack capability** Push the full stack capability to the stack.

**Create protected return pointer** Make a new version of the stack pointer that points to the beginning of the restoration code. Restrict it to a local enter-capability and put it in  $r_0$ .

**Restrict stack capability to unused part** Make the stack capability only govern the unused part.



**Clear the part of the stack we release control over** Store 0 to all the memory cells the restricted stack pointer has authority over.

**Clear unused registers** Clear all registers but  $pc$ ,  $r$ ,  $r_0$ ,  $r_{stk}$ , and  $\bar{r}_{args}$ .

**Jump** Jump to register  $r$ .

**Run the on stack restore code** Load the stack capability to  $r_{stk}$ . Pop the old program counter (the return address in caller-code) from the stack to  $pc$ .

**Return address in caller-code: Restore “private” state**

- Pop the restore code of the stack
- Pop the private state on the stack into their respective  $\bar{r}_{priv}$  registers.

Possible implementation, say  $\bar{r}_{args} = r_{args,1}, \dots, r_{args,m}$  and  $\bar{r}_{priv} = r_{priv,1}, \dots, r_{priv,n}$ :

```
// push private state
push r_priv,1
...
push r_priv,n
// push activation code
push encode(i_1)
...
push encode(i_4)
// push old pc
move r_t1 pc
lea r_t1 ... // ... is the offset to after
push r_t1
// push stack pointer
push r_stk
// set up protected return pointer
move r_0 r_stk
lea r_0 -5 // -5 is the offset to the first instruction of the activation code
restrict r_0 encodePermPair((Local,e))
// restrict stack capability
geta r_t1 r_stk
plus r_t1 r_t1 1
getb r_t2 r_stk
subseg r_stk r_t1 r_t2
// clear unused part of the stack
mclear r_stk
// clear non-argument registers
rclear R // where R = RegisterName - {pc,r_stk,r_0,r,r_args}
jmp r
after:
// pop the restore code
pop r_t1
pop r_t1
pop r_t1
pop r_t1
```

```
// pop the private state into appropriate registers
pop r_priv,1
...
pop r_priv,n
```

where the restore code is as follows:

```
i_1 = move r_t1 pc
i_2 = lea r_t1 5 // 5 is the offset to the address where the old stack pointer is located
i_3 = load r_stk r_t1
i_4 = pop pc
```

Note:

- If we want to have local capabilities as part of our private state, then we need to have a stack and use `scall`. If we do not have any local capabilities we want to keep around, then we can use `call`, but it will incur a small memory leak as the activation records cannot be recycled! It is also possible to use a combination of `scall` and `call`, but when `call` is used, then we have no way to store the stack, so we cannot use `scall` after that.
- As a rule of thumb: If you have provided an untrusted entity access to part of the stack, then it needs to be cleared before it is passed to an untrusted party.
- As a rule of thumb: If you receive a stack from an untrusted source, then you need to check that it is a local RWLX-capability and clear it! If any callbacks are provided, then they need to be global.

`crtcls`  $[(x_1, r_1), \dots, (x_n, r_n)]$   $r_{code}$

$[(x_1, r_1), \dots, (x_n, r_n)]$  is a list of variable bindings. If an instruction refers to a variable, then it will assume that an environment is available in a designated register (say  $r_{env}$ ). The register  $r_{code}$  should contain a capability governs the code of the closure and that is executable when jumped to.

**Allocate memory for variable environment**

**Store register contents to environment**

**Allocate memory for record with environment capability, code capability, and activation code**

**Store capabilities and activation code to record**

**Restrict the capability for the “closure pair” to an enter capability**

**Activation code:**

- Load the environment capability to a designated register
- Load the code capability.
- Jump to the code.

A more detailed description of each step:

**Allocate memory for variable environment** Have `malloc` allocate a piece of memory of size  $n$  (the size of the variable environment).

**Store register contents to environment** Store the contents of each of the registers  $r_1, \dots, r_n$  to the newly allocated memory.

**Allocate memory for record with environment capability, code capability, and activation code**

Allocate a new piece of memory with room for a capability for the environment.

**Store capabilities and activation code to record** Store the environment capability and code capability in the record followed by the activation code.

**Restrict the capability for the “closure pair” to an enter capability** Adjust the capability to point to the start of the activation code and restrict it to a global enter-capability.

**Activation code:**

- Load the environment capability to a designated register.
- Load the code capability.
- Jump to the code.

Possible implementation of `crtcls  $\overline{(x, r_v)}$  r_code` where  $|\overline{(x, r_v)}| = n$  ( $i_1, \dots, i_6$ , i.e. the activation code, is defined later):

```

malloc r_t1 n
store r_t1 r_v1
lea r_t1 1
store r_t1 r_v2
lea r_t1 1
...
lea r_t1 1
store r_t1 r_vn
lea r_t1 -n
restrict r_t1 encodePermPair((Global, rw))
malloc r_1 8 //length of activation record
store r_1 r_code // code capability
lea r_1 1
store r_1 r_t1 // environment capability
move r_t1 0
lea r_1 1
store r_1 encode(i_1)
lea r_1 1
store r_1 encode(i_2)
lea r_1 1
...
lea r_1 1
store r_1 encode(i_6)
lea r_1 -5 //offset to first instruction
restrict r_1 encodePerm(e)

```

Activation code ( $i_1, \dots, i_6$ ):

```

i_1 = move r_t1 pc
i_2 = lea r_t1 -2
i_3 = load r_env r_t1
i_4 = lea r_t1 1
i_5 = load r_t1 r_t1
i_6 = jmp r_t1

```

**load**  $r$   $x$  Assumes environment capability available in register  $r_{env}$ . Loads the word at the index associated with  $x$  in the environment list. Loads from this capability into  $r$ .

Possible implementation:

```
move r_t1 r_env
lea r_t1 ... // ... corresponds to offset of x in environment
load r r_t1
move r_t1 0
```

**store**  $x$   $r$  Assumes environment capability available in register  $r_{env}$ . Loads the word at the index associated with  $x$  in the environment list. Stores the contents of register  $r$  through this capability.

```
move r_t1 r_env
lea r_t1 ... // ... corresponds to offset of x in environment
store r_t1 r
move r_t1 0
```

**reqglob**  $r$  Tests if register  $r$  contains a GLOBAL capability. If not fail, otherwise continue execution.

Possible implementation:

```
getl r_t1 r
minus r_t1 r_t1 encodeLoc(Global)
move r_t2 pc
lea r_t2 4 // 4 is the offset to just after fail
jnz r_t1 r_t2
fail
move r_t1 0
move r_t2 0
```

**reqperm**  $r$   $n$  Tests if register  $r$  contains a capability with permission  $decodePerm(n)$ . If not fail, otherwise continue execution.

Possible implementation:

```
getp r_t1 r
minus r_t1 r_t1 n
move r_t2 pc
lea r_t2 4 // 4 is the offset to just after fail
jnz r_t1 r_t2
fail
move r_t1 0
move r_t2 0
```

**prepstack**  $r$  Tests if register  $r$  contains a capability with permission RWLX. If not fail, otherwise assume  $r$  points to  $((RWLX, g), base, end, a)$  adjust it to  $((RWLX, g), base, end, base - 1)$ .

Possible implementation

```
reqperm r encodePerm(rwlx)
getb r_t1 r
geta r_t2 r
```




Figure 3: This is the first figure of 6 that illustrates how `scall` works. In this example, the call `scall r([rargs,1, ..., rargs,n], [r0, rpriv,1, ..., rpriv,m])`. In this example the two lists of registers are disjoint even though that does not have to be the case.

```

minus r_t1 r_t1 r_t2
lea r r_t1
minus r_t1 0 1
lea r r_t1
move r_t1 0
move r_t2 0

```

Note:

- In a real setting due to a limited number of registers, some of the arguments might be spilled to the stack. It would be possible to do something similar here, but to keep matters simple, we opt not to do so.
- `reqperm` can be used to test whether something can pass as a stack.
- `reqglob` can be used to test whether a callback is admissible in the presence of a stack.
- The code of a closure will often be found in conjunction with the code that creates it.
- `prepstack` as “prepare stack”. This ensures that the register contains something that looks like a stack and it is prepared for our stack convention.

### 3.5 Labels

`1:` is a meta level label that can be used to refer to a specific address. When placed on the line of a macro, it refers to the first instruction of this macro.




Figure 4: Stack and register-file after the restore code, “private” registers (remember  $r_0$  is here private.), return address ( $c'_{pc}$ ), and stack capability ( $c'_{stk}$ ) have been pushed to the stack.




Figure 5: Stack and register-file after the  $c'_{stk}$  has been limited to only give authority over the empty part of the stack (the new capability is  $c''_{stk}$ ). The empty part of the stack has been cleared.  $c'_0$  is made from  $c'_{stk}$  by setting it to point to the restore code and restricting it to a local enter-capability. The “private” registers have been cleared.




Figure 6: Stack and register-file upon return from  $f$ . At this point we have no idea what is in the register-file apart from the pc which we know points to the restore code. The contents of the stack we released access to is also unknown. (Notice that we have changed the order of the registers as we are no longer interested in the argument registers. By convention we expect a return value to be in  $r_1$ , which is why we have named that word, but the words in the remaining non-special-purpose registers could also be considered return values.)




Figure 7: Stack and register-file after executing the restore code. The old stack capability has been restored and the pc-register now points to the return address in memory.




Figure 8: Stack and register-register file after the clean up code has been run. The “private” words have been popped to their respective registers. The restore code has been popped off the stack.



## 4 Examples

### 4.1 Encapsulation of Local State

Assembly program not using stack. Assume that  $r_1 \notin \{\text{pc}, r_0\}$  is a register.

```
f1: malloc r_l 1
    store r_l 1
    fetch r_adv adv
    call r_adv([], [r_l])
    assert r_l 1
1f: halt
```

For f1 to work, its local state needs to be encapsulated.

**Lemma 2** (Correctness lemma for f1).

For all  $n \in \mathbb{N}$  let

$$\begin{aligned} c_{adv} &\stackrel{\text{def}}{=} ((E, \text{GLOBAL}), base_{adv}, end_{adv}, base_{adv} + offsetLinkFlag) \\ c_{f1} &\stackrel{\text{def}}{=} ((RWX, \text{GLOBAL}), f1 - offsetLinkFlag, 1f, f1) \\ c_{malloc} &\stackrel{\text{def}}{=} ((E, \text{GLOBAL}), base_{malloc}, end_{malloc}, base_{malloc} + offsetLinkFlag) \\ m &\stackrel{\text{def}}{=} ms_{f1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc} \uplus ms_{frame} \end{aligned}$$

and

- $c_{malloc}$  satisfies the specification for malloc and  $\iota_{malloc,0}$  is the region from the specification.

where

$$\begin{aligned} \text{dom}(ms_{f1}) &= [f1 - offsetLinkFlag, 1f] \\ \text{dom}(ms_{flag}) &= [flag, flag] \\ \text{dom}(ms_{link}) &= [link, link + 1] \\ \text{dom}(ms_{adv}) &= [base_{adv}, end_{adv}] \\ ms_{malloc} &:_n [0 \mapsto \iota_{malloc,0}] \end{aligned}$$

and

- $ms_{f1}(f1 - offsetLinkFlag) = ((RO, \text{GLOBAL}), link, link + 1, link)$ ,  $ms_{f1}(f1 - offsetLinkFlag + 1) = ((RW, \text{GLOBAL}), flag, flag, flag)$ , the rest of  $ms_{f1}$  contains the code of f1.
- $ms_{flag} = [flag \mapsto 0]$
- $ms_{link} = [link \mapsto c_{malloc}, link + 1 \mapsto c_{adv}]$
- $ms_{adv}$  contains a global read-only capability for  $ms_{link}$  on its first address. The remaining cells of the memory segment only contain instructions.

if

$$(\text{reg}[\text{pc} \mapsto c_{f1}], m) \rightarrow_n (\text{halted}, m'),$$

then

$$m'(flag) = 0$$

■

*Proof of Lemma 2.* Let  $n$  be given and assume the premises in the lemma. Consider the following part of the execution:

$$(reg[pc \mapsto c_{f1}], m) \rightarrow_i (reg_0[pc \mapsto c_{malloc}][r_0 \mapsto c'_{f1}][r_1 \mapsto 1], m)$$

Where  $c'_{f1}$  is the return address. Use the malloc specification with

$$\begin{aligned} \iota_{malloc} &= \iota_{malloc,0} \\ ms_{footprint} &= ms_{malloc} \\ \Phi.reg(r_1) &= size = 1 \end{aligned}$$

to get

$$(reg_0[pc \mapsto c_{malloc}][r_0 \mapsto c'_{f1}][r_1 \mapsto 1], m) \rightarrow_j (reg_0[pc \mapsto c'_{f1}][r_0 \mapsto c'_l][r_1 \mapsto c_l], m')$$

for some  $j$  where for some  $\iota'_{malloc} \sqsupseteq^{pub} \iota_{malloc,0}$

1.  $m' = ms_{f1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_l \uplus ms'_{malloc} \uplus ms_{frame}$
2.  $ms'_{malloc} :_{n-j} [0 \mapsto \iota_{malloc}]$
3.  $\text{dom}(ms_l) = [l, l]$
4.  $c_l = ((RWX, GLOBAL), l, l, l)$
5.  $ms_l(l) = 0$

Continue the execution to the next malloc hidden in `call`.

$$(reg_0[pc \mapsto c'_{f1}][r_0 \mapsto c'_{f1}][r_1 \mapsto c_l], m') \rightarrow_k (reg_0[pc \mapsto c_{malloc}][r_0 \mapsto c''_{f1}][r_1 \mapsto len_{ar}][r_l \mapsto c_l], m'')$$

where

6.  $m'' = m'[l \mapsto 1]$

Use the malloc specification notice:

- $len_{ar}$  is the needed size for the activation record.
- 8. and (downwards closure) gives us the needed memory segment satisfaction.
- $ms_{footprint} = ms'_{malloc}$

Get:

$$(reg_0[pc \mapsto c_{malloc}][r_0 \mapsto c''_{f1}][r_1 \mapsto len_{ar}][r_l \mapsto c_l], m'') \rightarrow_{j'} (reg_0[pc \mapsto c''_{f1}][r_0 \mapsto c''_{f1}][r_1 \mapsto c_{ar}][r_l \mapsto c_l], m^{(3)})$$

for some  $j'$  where for some  $[0 \mapsto \iota'_{malloc}] \sqsupseteq^{pub} [0 \mapsto \iota_{malloc}]$

7.  $m'' = ms_{f1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_l \uplus ms_{ar} \uplus ms''_{malloc} \uplus ms_{frame}$
8.  $ms''_{malloc} :_{n-j-j'} [0 \mapsto \iota'_{malloc}]$
9.  $\text{dom}(ms_{ar}) = [b, e]$ , and  $e - b = len_{ar}$
10.  $c_l = ((RWX, GLOBAL), b, e, b)$

11.  $\forall a \in [b, e]. ms_{ar}(a) = 0$

Continue execution until just after the jump to  $adv$ .

$(reg_0[pc \mapsto c'_{f1}][r_0 \mapsto c'_{f1}][r_1 \mapsto c_{ar}][r_l \mapsto c_l], m^{(3)}) \rightarrow_{k'} (reg_0[pc \mapsto updatePcPerm(c_{adv})][r_1 \mapsto c_{adv}][r_0 \mapsto c'_{ar}], m^{(3)})$

for some  $k'$  where

- $m^{(3)} = ms_{f1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_l \uplus ms'_{ar} \uplus ms''_{malloc} \uplus ms_{frame}$
- $ms'_{ar}$  contains the activation record, i.e.,  $c_l, c'_{f1}$  (the return address in f1), and activation code.
- $c'_{ar} = ((E, LOCAL)b, e, b + offset)$  where  $b + offset$  is the first address of the activation code.

Define

- $W = [0 \mapsto l'_{malloc}][1 \mapsto l^{nwl,p}_{base_{adv}, end_{adv}}][2 \mapsto l^{sta}(perm, ms_{f1} \uplus ms_{ar} \uplus ms_l \uplus ms_{flag})][3 \mapsto l^{sta,u}(perm, ms_{link})]$

define

1.  $ms = ms_{f1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_l \uplus ms'_{ar} \uplus ms''_{malloc}$

Use the FTLR on  $updatePcPerm(c_{adv})$  using world  $W$ , so show

- $(n, (base_{adv}, end_{adv})) \in readCondition(GLOBAL)(W)$ 
  - Show:  $l^{nwl,p}_{base_{adv}, end_{adv}} \stackrel{n}{\approx} l^{pwl}_{base_{adv}, end_{adv}}$ : Follows from Lemma 22.

Have

2.  $(n, updatePcPerm(c_{adv})) \in \mathcal{E}(W)$

Let  $n' = n - j - j' - k - k'$  and show

1.  $ms :_{n'} W$

1.1. Split the memory into the disjoint unions of 1 and show:

1.1.1. case:  $(n', ms_{malloc}) \in l'_{malloc}.H(l'_{malloc}.s)(W)$

1.1.1.1. Use  $ms_{malloc} :_{n'} [0 \mapsto l'_{malloc}]$  with malloc specification context independence property.

1.1.2. case:  $(n', ms_{adv}) \in H^{nwl}_{base_{adv}, end_{adv}} 1W$

1.1.2.1. Show  $\forall a \in [base_{adv}, end_{adv}]. ((n' - 1, ms(a)) \in \mathcal{V}(W) \wedge ms(a) \text{ is non-local})$

1.1.2.1.  $a \neq base_{adv}$ : trivial, contains instruction only and they are non-local.

1.1.2.2.  $a = base_{adv}$ : show  $((RO, GLOBAL), link, link + 1, link) \in \mathcal{V}(W)$   
GLOBAL capabilities are non-local.

SFTS  $l^{sta,u}(perm, ms_{link}) \stackrel{n'}{\approx} l^{pwl}_{link, link+1}$  which follows from Lemma 23.

1.1.3.  $(n', ms_{link}) \in H^{sta,u}(1)(W)$ :

This boils down to showing:

1.1.3.1.  $(n' - 1, c_{malloc}) \in \mathcal{V}(W)$ : Follows from Lemma 50.

1.1.3.2.  $(n' - 1, c_{adv}) \in \mathcal{V}(W)$ : for  $n'' < n' - 1$  and  $W' \sqsupseteq^{priv} W$  show:  
 $(n'', updatePcPerm(c_{adv})) \in \mathcal{E}(W')$ . Follows from Lemma 49, together with  
 Lemma 79 and the fact that  $c_{adv}$  is non-local.

1.1.4. The last case follows from Lemma 67

2.  $(n', reg_0[pc \mapsto updatePcPerm(c_{adv})][r_1 \mapsto c_{adv}][r_0 \mapsto c'_{ar}]) \in \mathcal{R}(W)$

2.1. case:  $(n', c_{adv}) \in \mathcal{V}(W)$

2.1.1. Similar to 1.1.3.2.

2.2. case:  $(n', c'_{ar}) \in \mathcal{V}(W)$ .

2.2.1. Let  $n'' < n'$  and  $W' \sqsupseteq^{pub} W$  be given and show  $(n'', updatePcPerm(c'_{ar})) \in \mathcal{E}(W')$

Let  $n^{(3)} \leq n''$ ,  $ms' :_{n^{(3)}} W'$ , and  $(n^{(3)}, reg)$  be given

Show:  $(n^{(3)}, (reg[pc \mapsto updatePcPerm(c'_{ar})], ms')) \in \mathcal{O}(W')$

Assume  $(reg[pc \mapsto updatePcPerm(c'_{ar})], ms' \uplus ms_{frame}) \rightarrow_{k''} (halted, m')$ , for  
 some  $k'' \leq n^{(3)}$ ,  $m'$  and  $ms_{frame}$ . Due to  $ms' :_{n^{(3)}} W'$ ,  $ms_{f1}$ ,  $ms_{flag}$ ,  $ms'_{ar}$ ,  
 and  $ms_l$  are unchanged.

The execution loads  $c_l$  to  $r_l$  and jumps to  $c_{f1}^{(3)}$  (the point just before the assertion).  
 As  $ms_l = 1$ , the assertion is successful and the execution halts. In other words,  
 there were no changes to the memory.

Use  $W'$ ,  $ms_r = \emptyset$ , and  $ms'$  to get the desired result, i.e.,  $m' = ms' \uplus ms_{frame}$  and  
 $ms' :_{n^{(3)} - k''} W'$  (using downwards closure of memory satisfaction).

2.3. case:  $(n', 0) \in \mathcal{V}(W)$  (the contents remaining registers)

Trivial to show.

Get

$$\left( n', (reg_0[pc \mapsto updatePcPerm(c_{adv})][r_1 \mapsto c_{adv}][r_0 \mapsto c'_{ar}], m^{(3)}) \right) \in \mathcal{O}(W)$$

By initial assumption of the lemma, the execution halts. Use  $ms_{frame}$ ,  $m'$  and the number of  
 steps it takes to halt to get:  $W' \sqsupseteq^{priv} W$ ,  $ms_r$  and  $ms'$  s.t.  $m' = ms_r \uplus ms' \uplus ms_{frame}$  and  
 $ms' :_n W'$ . As  $\iota_{flag}$  is a permanent region, we know it is still in  $W'$ , so  $m'(flag) = 0$ .  $\square$

## 4.2 Encapsulation of Local State Using Local Capabilities and scall

Assembly program using the stack. This program assumes a  $r_{stk} \notin \{pc, r_0\}$  register that contains  
 a stack capability (a local RWLX-capability):

```
f2: push 1
    fetch r1 adv
    scall r1([], [])
    pop r1
    assert r1 1
2f: halt
```

**Lemma 3** (Correctness lemma for  $f2$ ). *let*

$$\begin{aligned}
c_{adv} &\stackrel{\text{def}}{=} ((E, \text{GLOBAL}), base_{adv}, end_{adv}, base_{adv} + offsetLinkFlag) \\
c_{f2} &\stackrel{\text{def}}{=} ((RWX, \text{GLOBAL}), f2 - offsetLinkFlag, 2f, f2) \\
c_{malloc} &\stackrel{\text{def}}{=} ((E, \text{GLOBAL}), base_{malloc}, end_{malloc}, base_{malloc} + offsetLinkFlag) \\
c_{stk} &\stackrel{\text{def}}{=} ((RWLX, \text{LOCAL}), base_{stk}, end_{stk}, base_{stk} - 1) \\
c_{link} &\stackrel{\text{def}}{=} ((RO, \text{GLOBAL}), link, link + 1, link) \\
reg &\in \text{Reg} \\
m &\stackrel{\text{def}}{=} ms_{f2} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc} \uplus ms_{stk} \uplus ms_{frame}
\end{aligned}$$

and

- $c_{malloc}$  satisfies the specification for malloc and  $\iota_{malloc,0}$  is the region from the specification.

where

$$\begin{aligned}
\text{dom}(ms_{f2}) &= [f2 - offsetLinkFlag, 2f] \\
\text{dom}(ms_{flag}) &= [flag, flag] \\
\text{dom}(ms_{link}) &= [link, link + 1] \\
\text{dom}(ms_{stk}) &= [base_{stk}, end_{stk}] \\
\text{dom}(ms_{adv}) &= [base_{adv}, end_{adv}] \\
ms_{malloc} :_n [0 \mapsto \iota_{malloc,0}] &\quad \text{for all } n \in \mathbb{N}
\end{aligned}$$

and

- $ms_{f2}(f2 - offsetLinkFlag) = ((RO, \text{GLOBAL}), link, link + 1, link)$ ,  $ms_{f2}(f2 - offsetLinkFlag + 1) = ((RW, \text{GLOBAL}), flag, flag, flag)$ , the rest of  $ms_{f2}$  contains the code of  $f2$ .
- $ms_{flag} = [flag \mapsto 0]$
- $ms_{link} = [link \mapsto c_{malloc}, link + 1 \mapsto c_{adv}]$
- $ms_{adv}(base_{adv}) = c_{link}$  and  $\forall a \in [base_{adv} + 1, end]$ .  $ms_{adv}(a) \in \mathbb{Z}$

if

$$(reg[pc \mapsto c_{f2}][r_{stk} \mapsto c_{stk}], m) \rightarrow_n (\text{halted}, m'),$$

then

$$m'(flag) = 0$$

■

*Proof of Lemma 3 (using `scal1` lemma).* Let  $n$  be given and make the assumptions of the lemma. If we can show

$$(n, (reg[pc \mapsto c_{f2}][r_{stk} \mapsto c_{stk}], ms \uplus ms_{stk})) \in \mathcal{O}(W) \quad (1)$$

for

$$ms = ms_{f2} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc}$$

and

$$W = [0 \mapsto \iota_{malloc,0}][1 \mapsto \iota^{sta}(\text{perm}, ms_{f2} \uplus ms_{flag})][2 \mapsto \iota^{sta,u}(\text{perm}, ms_{link})][3 \mapsto \iota_{base_{adv}, end_{adv}}^{nw1,p}]$$

then we are done as we by assumption has

$$(reg[pc \mapsto c_{f2}][r_{stk} \mapsto c_{stk}], m) \rightarrow_n (halted, m')$$

so 1 gives us a  $W' \sqsupseteq^{priv} W$  where  $W'$  satisfy part of  $m'$ . As  $ms_{flag}$  is governed by a perm region, so it is unchanged. In other words

$$m'(flag) = 0$$

So it suffices to show 1. To this end use Lemma 8. Let  $ms_f$  be given, then

$$(reg[pc \mapsto c_{f2}][r_{stk} \mapsto c_{stk}], ms \uplus ms_{stk} \uplus ms_f) \rightarrow_k (reg', ms \uplus ms'_{stk} \uplus ms_f)$$

where

- $(reg', ms)$  is looking at `scall`  $r_{adv}([], [r_l])$  followed by  $c_{next}$
- $c_{next}$  is  $c_{f2}$  that points to the instruction after the `scall`.
- $reg'$  points to stack with  $[base_{stk} \mapsto 1]$  used and  $ms_{unused}$  unused
  - for some  $ms_{unused}$  where  $ms'_{stk} = [base_{stk} \mapsto 1] \uplus ms_{unused}$ .
- $reg'(r_{adv}) = c_{adv}$

In order to show the observation part necessary for Lemma 8, we use the "scall works"-Lemma (Lemma 58). Show the following

1.  $ms :_{n-k} W$

Use Lemma 66 with

1.1.  $ms_{f2} \uplus ms_{flag} :_{n-k} [1 \mapsto \iota^{sta}(\text{perm}, ms_{f2} \uplus ms_{flag})]$

Lemma 67

1.2.  $ms_{adv} \uplus ms_{malloc} \uplus ms_{link} :_{n-k} W_{part}$

where

$$W_{part} = [0 \mapsto \iota_{malloc,0}] [2 \mapsto \iota^{sta,u}(\text{perm}, ms_{link})] [3 \mapsto \iota_{base_{adv}, end_{adv}}^{nwlp}]$$

This amounts to

1.2.1.  $(n - k - 1, ms_{malloc}) \in H \ 1 \ W_{part}$  where  $H$  is the interpretation of the  $\iota_{malloc,0}$  region.

Follows from the malloc specification.

1.2.2.  $(n - k - 1, ms_{adv}) \in H^{nwlp} \ 1 \ W_{part}$

Can be shown using Lemma 23.

1.2.3.  $(n - k - 1, ms_{link}) \in H^{sta,u}(ms_{link}) \ 1 \ W_{part}$

This amounts to showing

1.2.3.1.  $(n - k - 2, c_{malloc}) \in \mathcal{V}(W_{part})$  Follows from Lemma 50.

1.2.3.2.  $(n - k - 2, c_{adv}) \in \mathcal{V}(W_{part})$

Follows from Theorem 2 using Lemma 22.

2. Hyp-Callee

Assume

- $\text{dom}(ms_{unused}) = \text{dom}(ms_{act} \uplus ms'_{unused})$ ,

- $W' = \text{revokeTemp}(W)[\iota^{sta}(\text{temp}, ms_{stk} \uplus ms_{act}), \iota^{pub}(\text{dom}(ms'_{unused}))]$ ,
- $ms'' :_{n-k-1} W'$
- $reg'$  points to stack with  $\emptyset$  used and  $ms'_{unused}$  unused
- $reg' = reg_0[\text{pc} \mapsto \text{updatePcPerm}(c_{adv}), r_0 \mapsto c_{ret}, r_{stk} \mapsto c'_{stk}, r_{adv} \mapsto c_{adv}]$
- $(n-k-1, c_{ret}) \in \mathcal{V}(W')$
- $(n-k-1, c'_{stk}) \in \mathcal{V}(W')$

Show

$$(n-k-1, (reg', ms'')) \in \mathcal{O}(W')$$

By Theorem 2 we get

$$(n-k-1, \text{updatePcPerm}(c_{adv})) \in \mathcal{E}(W')$$

getting the desired result amounts to<sup>2</sup>

2.1.  $(n-k-1, c_{adv}) \in \mathcal{V}(W)$

To this end let  $n' < n-k-1$  and  $W'' \sqsupseteq^{priv} W'$  be given and show

$$(n', \text{updatePcPerm}(c_{adv})) \in \mathcal{E}(W'')$$

Follows from Theorem 2 and Lemma 22.

### 3. Hyp-Cont

Assume

- $n' \leq n-2$
- $W'' \sqsupseteq^{pub} \text{revokeTemp}(W)$
- $ms'' :_{n'} \text{revokeTemp}(W'')$
- $reg''(\text{pc}) = c_{next}$
- $reg''$  points to stack with  $ms_{stk}$  used and  $ms''_{unused}$  unused for some  $ms''_{unused}$

and show

$$(n', (reg'', ms'' \uplus [base_{stk} \mapsto 1] \uplus ms''_{unused})) \in \mathcal{O}(W'')$$

From  $ms'' :_{n'} \text{revokeTemp}(W'')$ , we get that  $ms_{f2}$  is unchanged. Given a frame  $ms'_f$  and assuming  $n'$  is sufficiently large, the execution continues as follows:

$$(reg'', ms'' \uplus [base_{stk} \mapsto 1] \uplus ms''_{unused} \uplus ms_f) \rightarrow_k (\text{halted}, ms'' \uplus [base_{stk} \mapsto 1] \uplus ms''_{unused} \uplus ms_f)$$

because 1 is popped of the stack to a register, then it is compared with 1 in the assertion, so the assertion succeeds and halts immediately after.

By assumption we had  $ms'' :_{n'} \text{revokeTemp}(W'')$  which gives us exactly the memory satisfaction required by  $\mathcal{O}(W'')$ .

□

ML-like program:

---

<sup>2</sup>We have memory satisfaction by assumption and the above entails the register-file is in the register-file relation.

```

let f = fun adv =>
  let l = 1 in
  adv(1);
  l := 1;
  adv(0);
  assert(!l == 1)

```

In this example `let l = 1 in` allocates a new local capability `l` with read-write permissions. Assuming `adv` has no access to capabilities with permit write local, they cannot store `l` and thus change its value in the second call.

### 4.3 Well-Bracketedness Using Local Capabilities and `scall`

```

f3: push 1
    fetch r1 adv
    scall r1([], [])
    pop r1
    assert r1 1
    push 2
    fetch r1 adv
    scall r1([], [])
3f: halt

```

The assertion of `f3` may seem a bit awkward because it is between two calls. If an adversary could capture the protected return pointer from the first call and save it until the second call, then the adversary could jump to it again. At this point the top of the stack would be 2, so when the execution reaches the assertion, it would fail. However, the produced return pointer is passed as a local capability, so the only place the adversary can store it is on the stack. The adversary loses control of the stack when control is returned to `f3` where the `scall` makes sure to sanitise the stack and register file before control is passed back to the adversary. In other words, the adversary has no way to capture the continuation which makes the above safe and well-bracketed.

**Lemma 4** (Correctness lemma for `f3`). *For all  $n \in \mathbb{N}$  let*

$$\begin{aligned}
c_{adv} &\stackrel{\text{def}}{=} ((E, \text{GLOBAL}), base_{adv}, end_{adv}, base_{adv} + offsetLinkFlag) \\
c_{f3} &\stackrel{\text{def}}{=} ((RWX, \text{GLOBAL}), f3 - offsetLinkFlag, 3f, f3) \\
c_{stk} &\stackrel{\text{def}}{=} ((RWLX, \text{LOCAL}), base_{stk}, end_{stk}, base_{stk} - 1) \\
c_{malloc} &\stackrel{\text{def}}{=} ((E, \text{GLOBAL}), base_{malloc}, end_{malloc}, base_{malloc} + offsetLinkFlag) \\
c_{link} &\stackrel{\text{def}}{=} ((RO, \text{GLOBAL}), link, link + 1, link) \\
reg &\in \text{Reg} \\
m &\stackrel{\text{def}}{=} ms_{f3} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc} \uplus ms_{stk} \uplus ms_{frame}
\end{aligned}$$

and

- $c_{malloc}$  satisfies the specification for `malloc`.



where

$$\begin{aligned}
\text{dom}(ms_{f3}) &= [\mathbf{f3} - \text{offsetLinkFlag}, 3\mathbf{f}] \\
\text{dom}(ms_{flag}) &= [flag, flag] \\
\text{dom}(ms_{link}) &= [link, link + 1] \\
\text{dom}(ms_{stk}) &= [base_{stk}, end_{stk}] \\
\text{dom}(ms_{adv}) &= [base_{adv}, end_{adv}] \\
ms_{malloc} &:_n [0 \mapsto \iota_{malloc,0}]
\end{aligned}$$

and

- $ms_{f3}(\mathbf{f3} - \text{offsetLinkFlag}) = ((\text{RO}, \text{GLOBAL}), link, link + 1, link)$ ,  $ms_{f3}(\mathbf{f3} - \text{offsetLinkFlag} + 1) = ((\text{RW}, \text{GLOBAL}), flag, flag, flag)$ , the rest of  $ms_{f3}$  contains the code of  $f3$ .
- $ms_{flag} = [flag \mapsto 0]$
- $ms_{link} = [link \mapsto c_{malloc}, link + 1 \mapsto c_{adv}]$
- $ms_{adv}(base_{adv}) = c_{link}$  and all other addresses of  $ms_{adv}$  contain instructions.

if

$$(\text{reg}[\text{pc} \mapsto c_{f3}][r_{stk} \mapsto c_{stk}], m) \rightarrow_n (\text{halted}, m'),$$

then

$$m'(flag) = 0$$

■

In an attempt to aid the reader, we first provide to high-level descriptions of possible proof of Lemma 4 followed by a more detailed proof.

*Proof of Lemma 4 (high-level description).* Executing  $f2$  until just after the jump in the first scall brings us to a configuration where the stack contains 1 followed by some activation code followed by all zeros. The pc-register contains an executable adversary capability, register  $r_0$  contains a protected return pointer - that is a local enter capability for the execution code, and the  $r_{stk}$  contains a capability for the cleared part of the stack.

At this point we can define a world with permanent regions

- fixing the assertion flag, the code of  $f2$ , and the linking table.
- the initial malloc region
- a  $\iota^{nw, p}$  region

and temporary regions

- a region fixing the private part of the stack
- a  $\iota^{pw}$  region for the rest of the stack

From the FTLR, we get that in any future world of  $W$ , the adversary capability and its executable counter part is in the expression relation and thus safe to execute in suitable configurations. If the configuration we consider right now is suitable, then the execution produces a memory where the permanent invariants of  $W$  are kept which means that the flag is 0.

To argue that the configuration is suitable, we need to argue that invoking the continuation produces an admissible result. As the continuation is a LOCAL capability, we take a public future world of  $W$ . In this public world, the private part of the stack remains the same as before the jump, so when we reach the assertion it succeeds and execution continues. At the point of the jump in the second scall, the stack contains 2 instead of 1, but otherwise essentially the same. Here we again use that it is safe to execute the adversary and that the continuation in this case halts immediately in a configuration where the assertion flag must be 0.  $\square$

*Proof of Lemma 4 (high-level description 2).* If we can show

$$(\text{reg}[\text{pc} \mapsto c_{f3}][r_{stk} \mapsto c_{stk}], ms_{malloc} \uplus ms' \uplus ms_{adv} \uplus ms_{stk}) \in \mathcal{O}(W), \quad (2)$$

for a world  $W$  where the assertion flag is permanently 0, then it is still 0 in any configuration the execution halts in.  $W$  also needs to require the program and the linking table to permanently remain the same, have a region that governs *malloc* and a standard permanent no-write local region for the adversary.

Due to Lemma 58 the **scall** lemma, for each **scall** we have to argue that the adversary and continuation produces results that respect the regions of  $W$ . Using Lemma 8 the  $\mathcal{O}$  anti reduction lemma, it suffices to argue that each part of  $f3$  between **scalls** produces admissible results.

Executing until the first **scall** only pushes 1 to the stack, so the invariants of  $W$  are preserved. Due to the **scall** lemma, we need to argue that that the adversary and the continuation produce admissible results.

Using the FTLR, we get that the executable capability for the adversary is in the  $\mathcal{E}$ -relation. As we provide no arguments to the adversary, most of the conditions are satisfied by assumptions and Lemma 62, which makes sure that the stack capability is in the value relation. Which gives us that the adversary produces an admissible result.

With respect to the continuation, it is passed to the adversary as a local capability, so when we reason about it, we consider public future worlds. The **scall** uses temporary regions for the stack and these persist in public future worlds. This allows us to assume that the private part of the stack still contains 1 after the call. Further, the program, flags, and linking table remain the same in any kind of future world. Therefore, we know that the execution continues by popping 1 from the stack and then asserting that it is indeed 1, which is indeed the case, so 2 is pushed to the stack. At this point we reach another scall. No changes were made to the permanent part of the stack, so the invariants are still satisfied. At this point we use the **scall** lemma one last time. The adversary call code is well-behaved for the same reasons as in the first call. The **scall** lemma lets us assume that the continuation continues in a memory that satisfies the invariants of  $W$ . The execution halts immediately in the continuation, so it produces an admissible result.  $\square$

*Proof of Lemma 4.* Assume the premises of the lemma. Now define

$$\begin{aligned} W = & [0 \mapsto \iota_{malloc,0}] \\ & [1 \mapsto \iota^{sta}(\text{perm}, ms_{flag} \uplus ms_{f2})] \\ & [2 \mapsto \iota^{sta,u}(\text{perm}, ms_{link})] \\ & [3 \mapsto \iota_{base_{adv},end_{adv}}^{nwlp}] \end{aligned}$$

Further define

$$ms' = ms_{flag} \uplus ms_{f2} \uplus ms_{link} \uplus ms_{adv}$$

If we can show

$$(n + 1, (reg[pc \mapsto c_{f3}][r_{stk} \mapsto c_{stk}], ms_{malloc} \uplus ms' \uplus ms_{adv} \uplus ms_{stk})) \in \mathcal{O}(W), \quad (3)$$

then using  $ms_{frame}$  as the frame and  $m'$  as the resulting memory, we get that  $m' = ms'' \uplus ms_r \uplus ms_{frame}$  for some  $ms'$  and  $ms_r$  s.t.  $ms'' :_1 W$ . Region 1 guarantees that the assertion flag is unchanged, so we have

$$m'(flag) = 0$$

So SFTS 3. To do so, we use Lemma 8. Let  $ms_f$  be given. The execution proceeds as follows:

$$(reg[pc \mapsto c_{f3}][r_{stk} \mapsto c_{stk}], ms' \uplus ms_{stk} \uplus ms_f) \rightarrow_i (reg', ms' \uplus [base_{stk} \mapsto 1] \uplus ms_{stk} |_{base_{stk}+1, end_{stk}} \uplus ms_f),$$

where

$$(reg', ms') \text{ is looking at } \mathbf{scall} \ r([], []) \text{ followed by } c_{next}$$

where  $c_{next}$  is  $c_{f3}$  adjusted to point to the next instruction, namely  $\mathbf{pop} \ r1$ . Further we have

- $reg'$  points to stack with  $[base_{stk} \mapsto 1]$  used and  $ms_{stk} |_{base_{stk}+1, end_{stk}}$  unused

and  $i$  is a suitable number of steps.

To show

$$(n - i, (reg', ms' \uplus [base_{stk} \mapsto 1] \uplus ms_{stk} |_{base_{stk}+1, end_{stk}})) \in \mathcal{O}(W)$$

We use Lemma 58 (we do not use the local frame in the lemma) which requires us to show

1.  $ms' :_{n-i} W$

Partition  $ms'$  as follows:

- 1.1.  $ms_{malloc}$ : governed by  $\iota_{malloc,0}$ , use malloc specification.
- 1.2.  $ms_{flag} \uplus ms_{f2}$ : governed by region 1, only this memory segment is accepted.
- 1.3.  $ms_{link}$ : governed by region 2, only this memory segment is accepted. We also need to show that the contents is safe, i.e. shoe
  - 1.3.1.  $(n - i, c_{malloc}) \in \mathcal{V}(W)$ : Follows from Lemma 50.
  - 1.3.2.  $(n - i, c_{adv}) \in \mathcal{V}(W)$ :

We will show

$$\forall W' \sqsupseteq^{priv} W. (n, c_{adv}) \in \mathcal{V}(W') \quad (4)$$

which will give us what we need using downwards closure as well as a result for later use.

Let  $W' \sqsupseteq^{priv} W$  be given and show

$$(n, (base_{adv}, end_{adv}, base_{adv} + offsetLinkFlag)) \in enterCondition(\text{GLOBAL})(W')$$

to this end let  $W'' \sqsupseteq^{priv} W'$  and  $n' < n$  be given and show

$$(n', updatePcPerm(c_{adv})) \in \mathcal{E}(W'')$$

This follows from the FTLR (Theorem 2) if we can show

$$(n', base_{adv}, end_{adv}) \in readCondition(\text{GLOBAL})(W'')$$

$\iota_{base_{adv}, end_{adv}}^{nw1,p}$  governs the adversary, so the result follows from Lemma 22.

1.4.  $ms_{adv}$ : Follows from Lemma 23.

## 2. Hyp-Callee

Assume

- $\text{dom}(ms_{stk}|_{base_{stk}+1, end_{stk}}) = \text{dom}(ms_{act} \uplus ms'_{unused})$
- $W' = \text{revokeTemp}(W)[l^{sta}(\text{temp}, [base_{stk} \mapsto 1] \uplus ms_{act}), l^{pub}(\text{dom}(ms'_{unused}))]$
- $ms'' :_{n-i-1} W'$
- $reg''$  points to stack with  $\emptyset$  used and  $ms'_{unused}$  unused
- $reg'' = reg_0[\text{pc} \mapsto \text{updatePcPerm}(reg'(r)), r_0 \mapsto c_{ret}, r_{stk} \mapsto c'_{stk}, r \mapsto reg'(r)]$
- $(n-i-1, c_{ret}) \in \mathcal{V}(W')$
- $(n-i-1, c'_{stk}) \in \mathcal{V}(W')$

for some  $ms_{act}, ms_{unused}, ms'', reg'', c_{ret}$ .

Using the FTLR, we get  $(n-i-1, \text{updatePcPerm}(c_{adv})) \in \mathcal{E}(W')$ , from

2.1.  $ms'' :_{n-i-1} W'$  : By the above assumptions

2.2.  $(n-i-1, reg'') \in \mathcal{V}(W')$ :

show

2.2.1.  $(n-i-1, c_{ret}) \in \mathcal{V}(W')$  : by above assumptions.

2.2.2.  $(n-i-1, c'_{stk}) \in \mathcal{V}(W')$  : by above assumptions.

2.2.3.  $(n-i-1, c_{adv}) \in \mathcal{V}(W')$  : follows from 4.

2.2.4. The remaining registers we need to consider contain 0 and are thus trivial to show.

we get

$$(n-i-1, (ms'', reg'')) \in \mathcal{O}(W')$$

## 3. Hyp-Cont

Assume:

- $n' \leq n-i-2$
- $W'' \sqsupseteq^{pub} \text{revokeTemp}(W)$
- $ms'' :_{n'} \text{revokeTemp}(W'')$
- for all  $r$ , we have that:

$$reg''(r) \begin{cases} = c_{next} & \text{if } r = \text{pc} \\ \in \mathcal{V}(W'') & \text{if } reg''(r) \text{ is a global capability and } r \notin \{\text{pc}, r_{stk}\} \end{cases}$$

- $reg''$  points to stack with  $[base_{stk} \mapsto 1]$  used and  $ms''_{unused}$  unused for some  $ms''_{unused}$

and show

3.1.  $(reg'', ms'' \uplus [base_{stk} \mapsto 1] \uplus ms''_{unused}) \in \mathcal{O}(\text{revokeTemp}(W''))$

As  $W'' \sqsupseteq^{priv} W$ , we know that the program, assertion flag, and linking table remain unchanged in  $ms''$ . Given some frame  $ms'_f$ , then the execution proceeds by first succeeding the assertion and then pushing 2 to the stack:

$$(reg'', ms'' \uplus [base_{stk} \mapsto 1] \uplus ms''_{unused} \uplus ms'_f) \rightarrow_k (reg^{(3)}, ms'' \uplus [base_{stk} \mapsto 2] \uplus ms''_{unused} \uplus ms'_f)$$

where

- $(reg^{(3)}, ms'')$  is looking at `scall`  $r([], [])$  followed by  $c'_{next}$
- $reg^{(3)}$  points to stack with  $[base \mapsto 2]$  used and  $ms''_{unused}$  unused
- $reg^{(3)}(r) = c_{adv}$

By Lemma 8 it suffices to show

3.1.1.  $(n' - k, (reg^{(3)}, ms'' \uplus [base_{stk} \mapsto 2] \uplus ms''_{unused})) \in \mathcal{O}(revokeTemp(W''))$

Show this using Lemma 58 a. Show:

3.1.1.1.  $ms'' :_{n'-k} revokeTemp(W'')$  is satisfied by one of the first Hyp-cont assumptions and Lemma 47.

3.1.1.2. Hyp-Callee

Assume:

- $\text{dom}(ms''_{unused}) = \text{dom}(ms'_{act} \uplus ms_{unused}^{(3)})$
- $W^{(3)} = revokeTemp(W'')[\iota^{sta}(\text{temp}, [base_{stk} \mapsto 2] \uplus ms'_{act}), \iota^{pwl}(\text{dom}(ms_{unused}^{(3)}))]$
- $ms^{(3)} :_{n'-k-1} W^{(3)}$
- $reg^{(4)}$  points to stack with  $\emptyset$  used and  $ms_{unused}^{(3)}$  unused
- $reg^{(4)} = reg_0[\text{pc} \mapsto updatePcPerm(c_{adv}), r_0 \mapsto c'_{ret}, r_{stk} \mapsto c'_{stk}, r \mapsto c_{adv}]$
- $(n' - k - 1, c'_{ret}) \in \mathcal{V}(W^{(3)})$
- $(n' - k - 1, c'_{stk}) \in \mathcal{V}(W^{(3)})$

This argument is almost identical to the one we just did for the first call:

Using the FTLR, we get  $(n - i - 1, updatePcPerm(c_{adv})) \in \mathcal{E}(W^{(3)})$ . Which we use with

3.1.1.2.1.  $ms^{(3)} :_{n'-k-1} W^{(3)}$ : By assumption.

3.1.1.2.2.  $(n' - k - 1, reg^{(4)}) \in \mathcal{R}(W^{(3)})$ : Show:

3.1.1.2.2.1.  $(n' - k - 1, c_{adv}) \in \mathcal{V}(W^{(3)})$  by Assumption 4.

3.1.1.2.2.2.  $(n' - k - 1, c'_{ret})$  by assumption.

3.1.1.2.2.3.  $(n' - k - 1, c'_{stk})$  by assumption

to get

$$(n' - k - 1, (reg^{(4)}, ms^{(3)})) \in \mathcal{O}(W^{(3)})$$

3.1.1.3. Hyp-Cont

Assume

- $n'' \leq n' - k - 2$
- $W^{(3)} \sqsupseteq^{pub} revokeTemp(W'')[\iota^{sta}(\text{temp}, ms_{stk})][\iota^{sta}(\text{temp}, ms_{unused}^{(3)})]$
- $ms^{(3)} :_{n''} revokeTemp(W^{(3)})$
- for all  $r$ , we have that:

$$reg^{(4)}(r) \begin{cases} = c'_{next} & \text{if } r = \text{pc} \\ \in \mathcal{V}(W'') & \text{if } reg^{(4)}(r) \text{ is a global capability and } r \notin \{\text{pc}, r_{stk}\} \end{cases}$$

- $reg'$  points to stack with  $[base_{stk} \mapsto 2]$  used and  $ms_{unused}^{(3)}$  unused for some  $ms_{unused}^{(3)}$

and show

$$(n'', (reg^{(3)}, ms^{(3)} \uplus [base_{stk} \mapsto 2] \uplus ms_{unused}^{(3)})) \in \mathcal{O}(revokeTemp(W^{(3)}))$$

To this end let  $ms''_f$ ,  $m''$ , and  $j \leq n''$  be given and assume

$$(reg^{(3)}, ms^{(3)} \uplus [base_{stk} \mapsto 2] \uplus ms^{(3)}_{unused} \uplus ms''_f) \rightarrow_j (halted, m'')$$

As the execution halts immediately,

$$m'' = ms^{(3)} \uplus [base_{stk} \mapsto 2] \uplus ms^{(3)}_{unused} \uplus ms''_f$$

By assumption we had  $ms^{(3)} :_{n''} revokeTemp(W^{(3)})$  and the frame is unchanged, so we can split the memory as needed. □

#### 4.4 Inverted Control and Return From Closure

The following example is constructed to investigate the difficulties of preserving an adversary's local frame. There is no assertion as this is (slightly) beside the point. The lemma we would prove about this should look like Lemma 5, but it is not state and proven here.

```

g2:  move r3 pc
      lea r3 ...
      crtcls [] r3
      rclear RegisterName \ {pc, r0, r1}
2g:  jmp r0
f5:  reqglob r1
      prepstack r_stk
      scall r1([], [r0, r_env])
      mclear r_stk
      rclear RegisterName \ {r0, pc}
5f:  jmp r0

```

#### 4.5 Variant of the “awkward” example

Assembly variant of the “awkward” example from [Dreyer et al., 2010, p. 11] which roughly was:

```

g = fun _ => let x = 0 in
              fun f =>
                x := 0;
                f();
                x := 1;
                f();
                assert(x == 1)

```

Our translation of the example:

```

g1:  malloc r2 1
      store r2 0
      move r3 pc
      lea r3 ...
      crtcls [(x, r2)] r3
      rclear RegisterName \ {pc, r0, r1}

```

```

1g:  jmp r0
f4:  reqglob r1
     prepstack r_stk
     store x 0
     scall r1([], [r0, r1, r_env])
     store x 1
     scall r1([], [r0, r_env])
     load r1 x
     assert r1 1
     mclear r_stk
     rclear RegisterName \ {r0, pc}
4f:  jmp r0

```

Where the ... is the appropriate offset to make the capability point to f4.

**Lemma 5** (Correctness of g1). *For all  $n \in \mathbb{N}$  let*

$$\begin{aligned}
c_{adv} &\stackrel{\text{def}}{=} ((\text{RWX}, \text{GLOBAL}), \text{base}_{adv}, \text{end}_{adv}, \text{base}_{adv} + \text{offsetLinkFlag}) \\
c_{g1} &\stackrel{\text{def}}{=} ((\text{E}, \text{GLOBAL}), \mathbf{g1} - \text{offsetLinkFlag}, \mathbf{4f}, \mathbf{g1}) \\
c_{stk} &\stackrel{\text{def}}{=} ((\text{RWLX}, \text{LOCAL}), \text{base}_{stk}, \text{end}_{stk}, \text{base}_{stk} - 1) \\
c_{malloc} &\stackrel{\text{def}}{=} ((\text{E}, \text{GLOBAL}), \text{base}_{malloc}, \text{end}_{malloc}, \text{base}_{malloc} + \text{offsetLinkFlag}) \\
c_{link} &\stackrel{\text{def}}{=} ((\text{RO}, \text{GLOBAL}), \text{link}, \text{link}, \text{link}) \\
m &\stackrel{\text{def}}{=} ms_{g1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc} \uplus ms_{stk} \uplus ms_{frame}
\end{aligned}$$

where

- $c_{malloc}$  satisfies the specification for malloc with  $\iota_{malloc,0}$

$$\begin{aligned}
\text{dom}(ms_{g1}) &= [\mathbf{g1} - \text{offsetLinkFlag}, \mathbf{4f}] \\
\text{dom}(ms_{flag}) &= [\text{flag}, \text{flag}] \\
\text{dom}(ms_{link}) &= [\text{link}, \text{link}] \\
\text{dom}(ms_{stk}) &= [\text{base}_{stk}, \text{end}_{stk}] \\
\text{dom}(ms_{adv}) &= [\text{base}_{adv}, \text{end}_{adv}] \\
ms_{malloc} :_n &[0 \mapsto \iota_{malloc,0}]
\end{aligned}$$

and

- $ms_{g1}(\mathbf{g1} - \text{offsetLinkFlag}) = ((\text{RO}, \text{GLOBAL}), \text{link}, \text{link}, \text{link})$ ,  $ms_{g1}(\mathbf{g1} - \text{offsetLinkFlag} + 1) = ((\text{RW}, \text{GLOBAL}), \text{flag}, \text{flag}, \text{flag})$ , the rest of  $ms_{g1}$  contains the code of g1 immediately followed by the code of f4.
- $ms_{flag} = [\text{flag} \mapsto 0]$
- $ms_{link} = [\text{link} \mapsto c_{malloc}]$
- $ms_{adv}(\text{base}_{adv}) = c_{link}$  and all other addresses of  $ms_{adv}$  contain instructions.
- $\forall a \in \text{dom}(ms_{stk}). ms_{stk}(a) = 0$

if

$$(reg_0[pc \mapsto c_{adv}][r_{stk} \mapsto c_{stk}][r_1 \mapsto c_{g1}], m) \rightarrow_n (halted, m'),$$

then

$$m'(flag) = 0$$

■

In the proof of Lemma 5, we will use the following region

**Definition 2.**

$$\begin{aligned} \iota_x &= (perm, 0, \phi_{pub}, \phi, H_x) \\ \phi_{pub} &= \{(0, 1)\}^* \\ \phi &= (1, 0) \cup \phi_{pub} \\ H_x \text{ s } \hat{W} &= \{(n, ms) \mid ms(x) = s \wedge n > 0\} \cup \{(0, ms)\} \end{aligned}$$

■

**Lemma 6.** *Definition 2 defines a region.*

■

*Proof of Lemma 6.*

- $\phi_{pub}$  is defined as the reflexive transitive closure, so it is immediately well formed.
- $\phi$  adds a transition to  $\phi_{pub}$  and is also reflexive and transitive.
- $H_x$  is trivially non-expansive in the state.
- $H_x$  does not depend on the  $\hat{W}$ , so it also becomes trivially non-expansive and (privately) monotone in  $\hat{W}$ .

□

*Proof of Lemma 5 (using *scal1* lemma).* Let  $n$  be given and make the assumptions of the lemma. Define

$$\begin{aligned} W &= [0 \mapsto \iota_{malloc,0}] \\ &\quad [1 \mapsto \iota^{sta,u}(perm, ms_{link})] \\ &\quad [2 \mapsto \iota_{base_{stk}, end_{stk}}^{pwl}] \\ &\quad [3 \mapsto \iota_{base_{adv}, end_{adv}}^{nw1,p}] \\ &\quad [4 \mapsto \iota^{sta}(perm, ms_{g1} \uplus ms_{flag})] \end{aligned}$$

and

$$ms = ms_{g1} \uplus ms_{flag} \uplus ms_{link} \uplus ms_{adv} \uplus ms_{malloc}$$

If we can show

$$(n, (reg_0[pc \mapsto c_{adv}][r_{stk} \mapsto c_{stk}][r_1 \mapsto c_{g1}], ms \uplus ms_{stk})) \in \mathcal{O}(W) \quad (5)$$

then the termination assumption gives us that part of  $m$  satisfies a private future world of  $W$ . Region 4 is permanent, so

$$m(flag) = 0$$

So it suffices to show Eq. 5. To this end use the FTLR to show  $(n, c_{adv}) \in \mathcal{E}(W)$ , so show



1.  $(n, (base_{adv}, end_{adv})) \in readCondition(\text{GLOBAL})(W)$   
Simple using region 3 in  $W$  and Lemma 22.
2.  $(n, (base_{adv}, end_{adv})) \in writeCondition(\iota^{nw}, \text{GLOBAL})(W)$   
Simple using region 3 in  $W$ , using Lemma 15.

in conclusion  $(n, c_{adv}) \in \mathcal{E}(W)$ . We get Eq. 5 if we show 3. and 4.:

3.  $ms \uplus ms_{stk} :_n W$ 
  - 3.1.  $ms_{g1} \uplus ms_{flag} :_n [4 \mapsto \iota^{sta}(\text{perm}, ms_{g1} \uplus ms_{flag})]$   
Lemma 67.
  - 3.2.  $ms_{stk} :_n [2 \mapsto \iota_{base_{stk}, end_{stk}}^{pwl}]$   
Lemma 68 and assumption that  $ms_{stk}$  is all 0.
  - 3.3.  $ms_{malloc} \uplus ms_{link} \uplus ms_{adv} :_n [0 \mapsto \iota_{malloc, 0}][1 \mapsto \iota^{sta, u}(\text{perm}, ms_{link})][3 \mapsto \iota_{base_{adv}, end_{adv}}^{nw, p}]$

For convenience define

$$W_{mini} = [0 \mapsto \iota_{malloc, 0}][1 \mapsto \iota^{sta, u}(\text{perm}, ms_{link})][3 \mapsto \iota_{base_{adv}, end_{adv}}^{nw, p}]$$

Partitioning the memory segment in the components of the disjoint union, the *malloc* part follows from assumption  $ms_{malloc} :_n [0 \mapsto \iota_{malloc, 0}]$  and the *malloc* specification. The linking table part of memory amounts to showing:

$$(n, ms_{link}) \in H^{sta, u}(ms_{link})(1)(\xi^{-1}(W_{mini}))$$

which in turn amounts to showing

$$(n-1, c_{malloc}) \in \mathcal{V}(W_{mini})$$

which follows from Lemma 50.

Showing

$$(n, ms_{adv}) \in H_{base_{adv}, end_{adv}}^{sta}(1)(\xi^{-1}(W_{mini}))$$

is a bit more involved. It amounts to

$$\forall a \in \text{dom}(ms_{adv}). (n-1, ms_{adv}(a)) \in \mathcal{V}(W_{mini})$$

which in turn is trivial for everything but

$$(n-1, c_{link}) \in \mathcal{V}(W_{mini})$$

This amounts to showing

$$(n-1, (link, link)) \in readCondition(\text{GLOBAL})(W_{mini})$$

which amounts to

$$\iota^{sta, u}(\text{perm}, ms_{link}) \stackrel{n-1}{\simeq} \iota_{link, link}^{pwl}$$

which follows from Lemma 23.

Using Lemma 66 repeatedly with 3.1., 3.2., and 3.3. gives the desired memory satisfaction.

4.  $(n, \text{reg}_0[r_{stk} \mapsto c_{stk}][r_1 \mapsto c_{g1}]) \in \mathcal{R}(W)$

This amounts to showing

4.1.  $(n, c_{stk}) \in \mathcal{V}(W)$

The assumptions on  $c_{stk}$  and  $ms_{stk}$  in the lemma entail

- $\text{reg}_0[r_{stk} \mapsto c_{stk}][r_1 \mapsto c_{g1}]$  points to stack with  $\emptyset$  used and  $ms_{stk}$  unused and further there is a  $\iota^{pwl}$  region for  $ms_{stk}$  in  $W$ , so the result follows from Lemma 62.

4.2.  $(n, c_{g1}) \in \mathcal{V}(W)$

Let  $n_1 < n$  and  $W_1 \sqsupseteq^{priv} W$  and show

$$(n_1, \text{updatePcPerm}(c_{g1})) \in \mathcal{E}(W_1)$$

To this end assume  $n_2 \leq n_1$ ,  $ms_1 :_{n_2} W_1$ , and  $(n_2, \text{reg}_1) \in \mathcal{R}(W_1)$  and show

$$(n_2, (\text{reg}_1[\text{pc} \mapsto \text{updatePcPerm}(c_{g1})], ms_1)) \in \mathcal{O}(W_1)$$

Using Lemma 59, Lemma 60, Lemma 8 (and some others), it suffices to show

$$(n'_2, (\text{reg}_2, ms_2 \uplus ms'_{malloc} \uplus ms_{cls} \uplus ms_x)) \in \mathcal{O}(W_2)$$

where

$$W_2 = W_1[0 \mapsto \iota_{malloc}][i_1 \mapsto \iota^{sta}(perm, ms_{cls})][i_2 \mapsto \iota_x]$$

where  $i_1, i_2 \notin \text{dom}(W_1)$  and  $i_1 \neq i_2$  and  $\iota_x$  is the region in Definition 2 which is a region by Lemma 6. Also

- $\iota_{malloc} \sqsupseteq^{priv} \iota'_{malloc}$
- $c_x = ((\text{RWX}, \text{GLOBAL}), x, x, x)$
- $ms_x = [x \mapsto 0]$
- $ms_2 \uplus ms'_{malloc} \uplus ms_{cls} \uplus ms_x :_{n'_2} W_2$
- $c_{env} = ((\text{RWX}, \text{GLOBAL}), env, env, env)$
- $ms_{env} = [env \mapsto c_x]$
- $c_{f4} = ((\text{RWX}, \text{GLOBAL}), \mathbf{g1} - \text{offsetLinkFlag}, \mathbf{4f}, \mathbf{f4})$
- $ms_{cls} = ms_{env} \uplus ms_{act}$
- 

$$\text{reg}_2(r) = \begin{cases} \text{updatePcPerm}(\text{reg}_1(r_0)) & r = \text{pc} \\ \text{reg}_1(r_0) & r = r_0 \\ c_{cls} & r = r_1 \\ 0 & \text{otherwise} \end{cases}$$

Finally assume Hyp-Act:

$$\begin{aligned} & \forall \text{reg}, ms. \text{reg}(\text{pc}) = c_{cls} \Rightarrow \\ & \exists j. \forall ms_f. (\text{reg}, ms \uplus ms_{cls} \uplus ms_f) \rightarrow_j (\text{reg}[\text{pc} \mapsto \text{updatePcPerm}(c_{f4})][r_{env} \mapsto c_{env}], ms \uplus ms_{cls} \uplus ms_f) \end{aligned} \quad (6)$$

Show

$$(n_2 - i, (\text{reg}_2, ms_2 \uplus ms'_{malloc} \uplus ms_{env} \uplus ms_x \uplus ms_{cls})) \in \mathcal{O}(W_2) \quad (7)$$

If  $\text{reg}_1(r_0).perm \notin \{\text{E}, \text{RX}, \text{RWX}, \text{RWLX}\}$ , then the execution fails after the jump and is thus trivially true.

If  $reg_1(r_0).perm \in \{E, RX, RWX, RWLX\}$ , then either *executeCondition* or *enterCondition* holds for the capability in  $reg_1(r_0)$ . Now use  $W_2 \sqsupseteq^{pub} W_1$  with the appropriate condition to get

$$(n_2 - i, updatePcPerm(reg_1(r_0))) \in \mathcal{E}(W_2)$$

which in turn gives us 4.2. if we can show the following

4.2.1.  $ms_2 \uplus ms'_{malloc} \uplus ms_{env} \uplus ms_x \uplus ms_{cls} :_{n_2-i} W_2$

We first show the following:

- $ms_2 \uplus ms'_{malloc} :_{n_2-i} W_1[0 \mapsto \iota_{malloc}]$ : we already know this.
- $ms_{env} \uplus ms_{cls} :_{n_2-i} [i_1 \mapsto \iota^{sta}(\text{perm}, ms_{env} \uplus ms_{cls})]$ : By Lemma 67.
- $ms_x :_{n_2-i} i_2 \mapsto \iota_x$ :  $ms(x) = 0$ , so okay.

4.2.2.  $(n_2 - i, reg_2) \in \mathcal{R}(W_2)$

Amounts to showing

4.2.2.1.  $(n_2 - i, reg_2(r_0)) \in \mathcal{V}(W_2)$  by assumption  $(n_2, reg_1) \in \mathcal{R}(W_1)$  and  $\mathcal{V}$  monotonicity wrt.  $\sqsupseteq^{pub}$

4.2.2.2.  $(n_2 - i, c_{cls}) \in \mathcal{V}(W_2)$

Let  $n_3 < n_2 - i$  and  $W_3 \sqsupseteq^{priv} W_2$  be given and show

$$(n_3, updatePcPerm(c_{cls})) \in \mathcal{E}(W_3)$$

To this and let  $n_4 \leq n_3$ ,  $ms_3 :_{n_4} W_3$ , and  $(n_4, reg_3) \in \mathcal{R}(W_3)$  and show

$$(n_4, (reg_3[pc \mapsto updatePcPerm(c_{cls})], ms_3)) \in \mathcal{O}(W_3) \quad (8)$$

Let  $ms_3^p$  and  $ms_3^t$  be memory segments such that  $ms_3 = ms_3^p \uplus ms_3^t$  and  $ms_3^p :_{n_4} revokeTemp(W_3)$  (using Lemma 64). By  $ms_3 :_{n_4} W_3$  and  $W_3 \sqsupseteq^{priv} W_2$ , we know  $ms_{cls} \subseteq ms_3^p$ , so using Hyp-Act(6), we get  $j$  such that

$$\begin{aligned} \forall ms_f. (reg_3[pc \mapsto updatePcPerm(c_{cls})], ms_3^p \uplus ms_3^t \uplus ms_f) \rightarrow_j \\ (reg_3[pc \mapsto updatePcPerm(c_{cls})][r_{env} \mapsto c_{env}], ms_3^p \uplus ms_3^t \uplus ms_f) \end{aligned} \quad (9)$$

Using Lemma 8 it suffices to show

$$(n_4, (reg_3[pc \mapsto updatePcPerm(c_{cls})][r_{env} \mapsto c_{env}], ms_3^p \uplus ms_3^t)) \in \mathcal{O}(W_3)$$

Use Lemma 8 again. This time let  $ms_f''$  be given and take  $ms_r$  to be the part of  $ms_3^t$  that  $reg_3(r_{stk})$  does not govern. By the operational semantics, we know<sup>3</sup>

$$(reg_3[pc \mapsto updatePcPerm(c_{cls})][r_{env} \mapsto c_{env}], ms_3^p \uplus ms_3^t \uplus ms_f'') \rightarrow_{j'} (reg_4, ms_4 \uplus ms_3^t \uplus ms_f'')$$

where

- $(reg_4, ms_4)$  is looking at `scall`  $r_1([], [r_0, r_1, r_{env}])$  followed by  $c_{next}$ 
  - $c_{next}$  is the capability pointing to the next instruction.
- $reg_4$  points to stack with  $\emptyset$  used and  $ms_{unused}$  unused
  - `prepstack` did not fail, so the stack capability must be RWLX and follow the stack convention.

---

<sup>3</sup>the execution may fail, but then the configuration is trivially in the observation relation.

- $reg_4(r_1)$  is a GLOBAL capability.
  - `reqglob` did not fail
- $ms_4(x) = 0$
- $reg_4(r_{env}) = c_{env}$

region  $i_2$  (the  $\iota_x$  region) can be in either state 0 or 1, so to make sure it is in state 0, we use a private transition. So let  $W_4$  be  $revokeTemp(W_3)$  with region  $i_2$  in state 0. We then have

$$ms_4 :_{n_4-j-j'} W_4$$

Now we can use Lemma 58 to show:

$$(n_4 - j - j', (reg_4, ms_4 \uplus ms_r \uplus \emptyset \uplus ms_{unused})) \in \mathcal{O}(W_4)$$

where  $ms_r$  is the local frame of the `scall` lemma.

4.2.2.2.1.  $ms_4 :_{n_4-j-j'} revokeTemp(W_4)$ : follows from  $W_4 = revokeTemp(W_4)$

4.2.2.2.2. Hyp-Callee

We know  $(n_4, reg_3(r_1)) \in \mathcal{V}(W_3)$ . If this is not a capability that becomes executable when jumped to, then the execution fails, so the register memory segment pair is trivially in the observation relation. If it is executable, then either the *executeCondition* or the *enterCondition* holds for appropriate values. We also know that it is a global capability, so we can use it with private future worlds. We have  $W_5 = revokeTemp(W_4)[\iota^{sta}(\text{temp}, \emptyset \uplus ms_{act} \uplus ms_r), \iota^{pub}(\text{dom}(ms'_{unused}))] \sqsupseteq^{priv} W_3$ , for some  $ms_{act}$  and  $ms'_{unused}$ . By the execute/enter condition, we have

$$(n_4 - j - j', updatePcPerm(reg_3(r_1))) \in \mathcal{E}(W_5)$$

Now it suffices to show

4.2.2.2.2.1.  $ms_5 :_{n_4-j-j'-1} W_5$  for some  $ms_5$  which is one of the assumptions of Hyp-Callee.

4.2.2.2.2.2.  $(n_4 - j - j' - 1, reg_5) \in \mathcal{R}(W_5)$  where  $reg_5$  is as described in the `scall` lemma Hyp-callee premise.

Amounts to showing:

1)  $(n_4 - j - j' - 1, reg_3(r_1)) \in \mathcal{V}(W_5)$ , use Lemma 79 with  $(n_4 - j - 1, reg_3(r_1)) \in \mathcal{V}(W_3)$ , the capability is global, and  $W_5 \sqsupseteq^{priv} W_3$ . 2) The protected return pointer and the stack capability are in the value relation by Hyp-callee assumptions.

which gives us

$$(n_4 - j - j' - 1, (reg_5, ms_5)) \in \mathcal{O}(W_5)$$

4.2.2.2.3. Hyp-Cont

Assume

- $n_5 \leq n_4 - j - j' - 2$
- $W_6 \sqsupseteq^{pub} revokeTemp(W_4)$
- $ms_6 :_{n_5} revokeTemp(W_6)$
- $reg_6(pc) = c_{next}$ ,  $reg_6(r_0) = reg_3(r_0)$ ,  $reg_6(r_1) = reg_3(r_1)$ ,  $reg(r_{env}) = c_{env}$

- $reg_6$  points to stack with  $\emptyset$  used and  $ms''_{unused}$  unused

Show

$$(n_5, (reg_6, ms_6 \uplus ms_r \uplus \emptyset \uplus ms''_{unused})) \in \mathcal{O}(W_6)$$

Use the  $\mathcal{O}$ -anti-reduction lemma (Lemma 8) followed by the **scall** lemma (Lemma 58). Given  $ms'''_f$ , we know by the operational semantics and the fact that the program hasn't changed that

$$(reg_6, ms_6 \uplus ms_r \uplus ms''_{unused} \uplus ms'''_f) \rightarrow_k (reg_7, ms_6[x \mapsto 1] \uplus ms_r \uplus ms''_{unused} \uplus ms'''_f)$$

where

- $(reg_7, ms_6[x \mapsto 1])$  is looking at **scall**  $r([], [r_0, r_{env}])$  followed by  $c'_{next}$ .  $c'_{next}$  is the current pc capability but looking at **load**  $r_1$   $x$ .
- $reg_7(r_0, r_1, r_{env}, r_{stk}) = reg_6(r_0, r_1, r_{env}, r_{stk})$

In  $revokeTemp(W_6)$ , we don't know which state the  $\iota_x$  region is in, but state 1 is reachable via a public transition, so let  $W_7$  be  $revokeTemp(W_6)$  with region  $i_2$  in state 1. It follows easily that

$$ms_6[x \mapsto 1] :_{n_5-k} W_7$$

We continue the proof in item 5.

- At this point, we apply the **scall** lemma, to get

$$(n_5 - k, (reg_7, ms_6[x \mapsto 1] \uplus ms_r \uplus ms'''_{unused})) \in \mathcal{O}(W_7)$$

show

5.1.  $ms_6[x \mapsto 1] :_{n_5-k} revokeTemp(W_7)$ , follows from  $W_7 = revokeTemp(W_7)$ .

5.2. Hyp-Callee: Goes like the first Hyp-Callee (4.2.2.2.2.).

5.3. Hyp-Cont

Assume:

- $n_6 \leq n_5 - k - 2$
- $W_8 \sqsupseteq^{pub} revokeTemp(W_7)$
- $ms_7 :_{n_6} revokeTemp(W_8)$
- $reg_8(r_0, r_{env}) = reg_7(r_0, r_{env})$
- $reg_8(pc) = c'_{next}$
- $reg_8$  points to stack with  $\emptyset$  used and  $ms^{(6)}_{unused}$  unused for some  $ms^{(6)}_{unused}$

Show:

$$(n_6, (reg_8, ms_7 \uplus ms_r \uplus \emptyset \uplus ms^{(5)}_{unused})) \in \mathcal{O}(W_8)$$

Use Lemma 8. Let  $ms_f^{(4)}$  be given, then

$$(reg_8, ms_7 \uplus ms_r \uplus \emptyset \uplus ms^{(5)}_{unused} \uplus ms_f^{(4)}) \rightarrow_l (reg_9, ms_7 \uplus ms_r \uplus \emptyset \uplus ms_0 \uplus ms_f^{(4)})$$

where

- $reg_9(pc) = updatePcPerm(reg_3(r_0))$  (note  $reg_8(r_0) = reg_3(r_0)$ )
- $reg_9(r_0) = reg_3(r_0)$
- For all  $r \notin \{pc, r_0\}$ ,  $reg_9(r) = 0$ .

- $\text{dom}(ms_0) = \text{dom}(ms_{unused}^{(5)})$  and  $\forall a \in \text{dom}(ms_0). ms_0(a) = 0$

The execution proceeds as above because  $\iota_x$  in  $W_8$  is in state 1, so  $ms_7(x) = 1$  which causes the assertion to succeed. Subsequently the stack and most of the registers are cleared.

Now take  $W_{10}$  to be  $W_9$  with all the regions in  $\text{dom}(\llbracket W_3 \rrbracket_{\{\text{temp}\}})$  reinstated. Now we show the following:

### 5.3.1. $W_{10} \sqsupseteq^{pub} W_3$

We have

$$\forall r \in \text{dom}(W_3). W_3(r) = W_{10}(r)$$

if the region was permanent in  $W_3$ , then it is there because  $W_{10} \sqsupseteq^{priv} W_3$ . If it was temporary, then it is there because it was just reinstated. If it was revoked in  $W_3$ , then it is still there because the only reinstated region were the temporary ones in  $W_3$ .

All the future worlds we have been given have been public, so the regions can only have made public transitions. In  $W_3$  region  $\iota_x$  is in state 0 or 1. In  $W_{10}$  region  $\iota_x$  is in state 1. State 1 can be reached from 0 and 1 using a public transition, so the  $\iota_x$  in  $W_{10}$  is a public future region of the  $\iota_x$  in  $W_3$ .

In other words, all the regions in  $W_3$  have only taken public transitions compared to the corresponding regions in  $W_{10}$ .

The relation between the relevant worlds is sketched out in Figure 4.5.

### 5.3.2. $ms_7 \uplus ms_r \uplus \emptyset \uplus ms_0 :_{n_6-l} W_{10}$

First notice that from

- $(n_4, reg_3) \in \mathcal{R}(W_3)$
- $ms_3 :_{n_4} W_3$
- $reg(r_{stk}).perm = \text{RWLX}$

using Lemma 9 we get that there exists a region,  $r_{advstk}$  such that

$$W_3(r_{advstk}) \stackrel{n}{=} \iota_{stk_a, stk_b}^{pub}$$

and  $\text{dom}(ms_{unused}) \subseteq [stk_a, stk_b]$ . Now take  $ms_{advstk} = ms_r|_{[stk_a, stk_b]}$  (notice this not all of  $[stk_a, stk_b]$  is in the domain of  $ms_r$ ). We know

$$ms_7 :_{n_6} \text{revokeTemp}(W_8) \tag{10}$$

and

$$ms_3 :_{n_4} W_3 \tag{11}$$

which gives us two partitions say  $P_8$  and  $P_3$  respectively. Now define the partition  $P$  as follows:

$$P(r) = \begin{cases} P_8(r) & r \in \text{dom}(\llbracket W_8 \rrbracket_{\{\text{perm}\}}) \\ ms_{advstk} \uplus ms_0 & r = r_{advstk} \\ P_3(r) & \text{otherwise} \end{cases}$$

Now let  $r \in \text{fl}W$ ,  $n_7 < n_6 - l$ , and  $W(r) = (-, s, -, -, H)$  and show

$$(n_7, P(r)) \in H(s)(\xi^{-1}(W_{10})).$$

Consider the following cases

5.3.2.1.  $r \in \text{dom}(\lfloor W_8 \rfloor_{\{\text{perm}\}})$

Use 10, the fact that  $W_{10} \sqsupseteq^{\text{priv}} \text{revokeTemp}(W_8)$  and that permanent regions respect future private world.

5.3.2.2.  $r = r_{\text{advstk}}$

In this case we know the region is  $l_{\text{stk}_a, \text{stk}_b}^{\text{pub}}$ , so we need to show

$$(n_7, ms_{\text{advstk}} \uplus ms_0) \in H_{\text{stk}_a, \text{stk}_b}^{\text{pub}}(1)(\xi^{-1}(W_{10}))$$

which amounts to showing

$$\forall a \in \text{dom}(ms_0). (n_7 - 1, ms_0(a)) \in \mathcal{V}(W_{10}),$$

which is trivial, and

$$\forall a \in \text{dom}(ms_{\text{advstk}}). (n_7 - 1, ms_{\text{advstk}}(a)) \in \mathcal{V}(W_{10})$$

here we use that 11 entails

$$\forall a \in \text{dom}(ms_{\text{advstk}}). (n_4 - 1, ms_{\text{advstk}}(a)) \in \mathcal{V}(W_3)$$

and the fact that  $\mathcal{V}$  is monotone w.r.t  $\sqsupseteq^{\text{pub}}$ ,  $W_{10} \sqsupseteq^{\text{pub}} W_3$ , and  $\mathcal{V}(W_{10})$  is downwards-closed.

5.3.2.3. otherwise

Use 11,  $W_{10} \sqsupseteq^{\text{pub}} W_3$ , and the fact that for a temporary region  $H(s)$  is monotone w.r.t.  $\sqsupseteq^{\text{pub}}$ .

5.3.3.  $(n_6 - l, \text{reg}_9) \in \mathcal{R}(W_{10})$

Most registers are cleared. The only interesting register is  $r_0$ , so show:

$$(n_6 - l, \text{reg}_9(r_0)) \in \mathcal{V}(W_{10})$$

This follows from  $\text{reg}_9(r_0) = \text{reg}_3(r_0)$ ,  $(n_4, \text{reg}_3) \in \mathcal{R}(W_3)$ ,  $\mathcal{V}$  monotone w.r.t  $\sqsupseteq^{\text{pub}}$ ,  $W_{10} \sqsupseteq^{\text{pub}} W_3$ .

As we were using Lemma 8, we need to show

$$(n_6 - l, (\text{reg}_9, ms_7 \uplus ms_r \uplus \emptyset \uplus ms_0)) \in \mathcal{O}(W_{10})$$


To this end the use  $\text{reg}_3(r_0) = \text{reg}_9(r_0)$  and  $(n_4, \text{reg}_3(r_0)) \in \mathcal{V}(W_3)$ . Assuming that  $\text{reg}_9(r_0).perm \in \{E, RX, RWX, RWLX\}$  (if this is not the case, then it is trivial to show the above as the execution fails), then either the *executeCondition* or the *enterCondition* hold for appropriate values. Now use that  $n_6 - l < n_4$  and  $W_{10} \sqsupseteq^{\text{pub}} W_3$  (5.3.1.)<sup>4</sup> to get

$$(n_6 - l, \text{updatePcPerm}(\text{reg}_9(r_0))) \in \mathcal{E}(W_{10})$$

now using 5.3.2. and 5.3.3., we get the desired result. □

---

<sup>4</sup>We don't know whether the capability is local or global, but it does not matter as we have a public future world relation between the two worlds.



## 5 Logical Relation

### 5.1 Worlds

Assume a sufficiently large set of states  $\text{State}$  that at least contains the states used in this document.

**Definition 3.**

$$\text{Rels} = \{(\phi_{pub}, \phi) \in \mathcal{P}(\text{State}^2) \times \mathcal{P}(\text{State}^2) \mid \phi_{pub}, \phi \text{ is reflexive and transitive and } \phi_{pub} \subseteq \phi\}$$

■

**Theorem 1.** *There exists a c.o.f.e.  $\text{Wor}$  and preorders  $\sqsubseteq^{priv}$  and  $\sqsubseteq^{pub}$  such that  $(\text{Wor}, \sqsubseteq^{priv})$  and  $(\text{Wor}, \sqsubseteq^{pub})$  are preordered c.o.f.e.'s and there exists an isomorphism  $\xi$  such that*

$$\begin{aligned} \xi : \text{Wor} \cong & \blacktriangleright (\mathbb{N} \xrightarrow{fin} (\{\text{revoked}\} + \\ & \{\text{temp}\} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsubseteq^{pub}]{mon, ne} \text{UPred}(\text{MemSegment})))) + \\ & \{\text{perm}\} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsubseteq^{priv}]{mon, ne} \text{UPred}(\text{MemSegment})))))) \end{aligned}$$

and for  $W, W' \in \text{Wor}$

$$W' \sqsubseteq^{priv} W \Leftrightarrow \xi(W') \sqsubseteq^{priv} \xi(W)$$

and

$$W' \sqsubseteq^{pub} W \Leftrightarrow \xi(W') \sqsubseteq^{pub} \xi(W)$$

■

We now define the regions to be

$$\begin{aligned} \text{Region} = & \{\text{revoked}\} \uplus \\ & \{\text{temp}\} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsubseteq^{pub}]{mon, ne} \text{UPred}(\text{MemSegment}))) \uplus \\ & \{\text{perm}\} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsubseteq^{priv}]{mon, ne} \text{UPred}(\text{MemSegment}))) \end{aligned}$$

Let  $\iota.v$  be the projection of the view of a region.

And the worlds are

$$\text{World} = \text{RegionName} \xrightarrow{fin} \text{Region}$$

where  $\text{RegionName} = \mathbb{N}$ .



The two *private future* region relations satisfies the following properties:

$$\frac{(s, s') \in \phi \quad (v, \phi_{pub}, \phi, H) = (v', \phi'_{pub}, \phi', H')}{(v', s', \phi'_{pub}, \phi', H') \sqsupseteq^{priv} (v, s, \phi_{pub}, \phi, H)} \quad \frac{r \in \text{Region}}{r \sqsupseteq^{priv} (\text{temp}, s, \phi_{pub}, \phi, H)}$$

$$\frac{r \in \text{Region}}{r \sqsupseteq^{priv} \text{revoked}}$$

The two *public future* region relations satisfies the following properties:

$$\frac{(s, s') \in \phi_{pub} \quad (v, \phi_{pub}, \phi, H) = (v', \phi'_{pub}, \phi', H')}{(v', s', \phi'_{pub}, \phi', H') \sqsupseteq^{pub} (v, s, \phi_{pub}, \phi, H)} \quad \frac{(\text{temp}, s, \phi_{pub}, \phi, H) \in \text{Region}}{(\text{temp}, s, \phi_{pub}, \phi, H) \sqsupseteq^{pub} \text{revoked}}$$

$$\frac{}{\text{revoked} \sqsupseteq^{pub} \text{revoked}}$$

The two future world relations satisfy the following properties: They allow for any extension of the current world and all existing worlds are allowed to move to an appropriate future region. That is

$$\frac{\text{dom}(W') \supseteq \text{dom}(W) \quad \forall r \in \text{dom}(W). W'(r) \sqsupseteq^{pub} W(r)}{W' \sqsupseteq^{pub} W}$$

$$\frac{\text{dom}(W') \supseteq \text{dom}(W) \quad \forall r \in \text{dom}(W). W'(r) \sqsupseteq^{priv} W(r)}{W' \sqsupseteq^{priv} W}$$

*Proof of Theorem 1.* The theorem follows from a more general solution theorem for the category of  $P$  preordered c.o.f.e.'s, see Birkedal et al. [2010], Birkedal and Bizjak [2014] and Bizjak [2017]. We define two functors  $F_1$  and  $F_2$  from  $P^{op} \times P^{op}$  to  $P$ .

$$F_1((X, \sqsupseteq^{priv'}), (Y, \sqsupseteq^{pub'})) =$$

$$\begin{aligned} & (\blacktriangleright (\mathbb{N} \xrightarrow{fin} \{\text{revoked}\}) + \\ & \quad \{\text{temp}\} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow ((Y, \sqsupseteq^{pub'}) \xrightarrow{mon, ne} \text{UPred}(\text{MemSegment}))) + \\ & \quad \{\text{perm}\} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow ((X, \sqsupseteq^{priv'}) \xrightarrow{mon, ne} \text{UPred}(\text{MemSegment}))))), \sqsupseteq^{priv} \end{aligned}$$

and

$$F_2((X, \sqsupseteq^{priv'}), (Y, \sqsupseteq^{pub'})) =$$

$$\begin{aligned} & (\blacktriangleright (\mathbb{N} \xrightarrow{fin} \{\text{revoked}\}) + \\ & \quad \{\text{temp}\} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow ((Y, \sqsupseteq^{pub'}) \xrightarrow{mon, ne} \text{UPred}(\text{MemSegment}))) + \\ & \quad \{\text{perm}\} \times \text{State} \times \text{Rels} \times (\text{State} \rightarrow ((X, \sqsupseteq^{priv'}) \xrightarrow{mon, ne} \text{UPred}(\text{MemSegment}))))), \sqsupseteq^{pub} \end{aligned}$$

The orderings  $\sqsupseteq^{priv}$  and  $\sqsupseteq^{pub}$  used in the definition of  $F_1$  and  $F_2$  are defined by the properties given above. Note that the image of  $F_1$  and  $F_2$  only differ in the ordering relation, i.e., letting  $U$  denote the forgetful functor from the category of preordered c.o.f.e.'s to the category of c.o.f.e.'s, we have  $U \circ F_1 = U \circ F_2$ . From Bizjak [2017] it then follows that there exists a c.o.f.e.  $\text{Wor}$  and two preorderings  $\sqsupseteq^{priv}$  and  $\sqsupseteq^{pub}$  and an isomorphism  $\xi$  satisfying the properties claimed in theorem. (Here, in the proof, we have written the ordering explicitly on the c.o.f.e. when using monotone non-expansive functions; in the theorem formulation we have instead annotated the arrow to indicate which ordering is used.)  $\square$

Erase all but a set of views:

$$\llbracket W \rrbracket_S \stackrel{\text{def}}{=} \lambda r. \begin{cases} W(r) & W(r).v \in S \\ \perp & \text{otherwise} \end{cases}$$

Define the function  $active(\cdot)$  as follows

$$active : \text{World} \rightarrow 2^{\text{RegionName}}$$

$$active(W) \stackrel{\text{def}}{=} \text{dom}(\llbracket W \rrbracket_{\{\text{perm}, \text{temp}\}})$$

Memory segment satisfaction:

$$ms :_n W \text{ iff } \begin{cases} \exists P : active(W) \rightarrow \text{MemSegment}. \\ ms :_{n,P} W \end{cases}$$

$$ms :_{n,P} W \text{ iff } \begin{cases} ms = \biguplus_{r \in active(W)} P(r) \wedge \\ \forall r \in active(W). \\ \exists H, s. \\ W(r) = (-, s, -, -, H) \wedge \\ (n, P(r)) \in H(s)(\xi^{-1}(W)) \end{cases}$$

Standard regions for when writing locally is permitted:

$$\iota^{pwl} : \mathcal{P} \rightarrow \text{Region}$$

$$\iota^{pwl} A \stackrel{\text{def}}{=} (\text{temp}, 1, =, =, H^{pwl} A)$$

$$H^{pwl} : \mathcal{P}(\text{Addr}) \rightarrow \text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsupseteq_{pub}]{mon, ne} \text{UPred}(\text{MemSegment}))$$

$$H^{pwl} A s \hat{W} \stackrel{\text{def}}{=} \left\{ (n, ms) \mid \begin{array}{l} \text{dom}(ms) = A \wedge \\ \forall a \in A. (n-1, ms(a)) \in \mathcal{V}(\xi(\hat{W})) \end{array} \right\} \cup \{(0, ms)\}$$

Revoking all temporary regions:

$$revokeTemp : \text{World} \rightarrow \text{World}$$

$$revokeTemp(W) \stackrel{\text{def}}{=} \lambda r. \begin{cases} \text{revoked} & \text{if } W(r) = (\text{temp}, s, \phi_{pub}, \phi, H) \\ W(r) & \text{otherwise} \end{cases}$$

Further define

$$\iota_{base, end}^{pwl} \stackrel{\text{def}}{=} \iota^{pwl}([base, end])$$

Standard regions for when write local is not allowed:

$$\iota^{nwl} : \mathcal{P}(\text{Addr}) \rightarrow \text{Region}$$

$$\iota^{nwl} A \stackrel{\text{def}}{=} (\text{temp}, 1, =, =, H^{nwl} A)$$

$$\iota^{nwl,p} : \mathcal{P}(\text{Addr}) \rightarrow \text{Region}$$

$$\iota^{nwl,p} A \stackrel{\text{def}}{=} (\text{perm}, 1, =, =, H^{nwl} A)$$

$$H^{nwl} : \mathcal{P}(\text{Addr}) \rightarrow \text{State} \rightarrow (\text{Wor} \xrightarrow[\sqsupseteq_{priv}]{mon, ne} \text{UPred}(\text{MemSegment}))$$

$$H^{nwl} A s \hat{W} \stackrel{\text{def}}{=} \left\{ (n, ms) \left| \begin{array}{l} \text{dom}(ms) = A \wedge \\ \forall a \in A. \\ ms(a) \text{ is non-local} \wedge \\ (n-1, ms(a)) \in \mathcal{V}(\xi(\hat{W})) \end{array} \right. \right\} \cup \{(0, ms)\}$$

Further define

$$\iota_{base, end}^{nwl} \stackrel{\text{def}}{=} \iota^{nwl}([base, end])$$

$$\iota_{base, end}^{nwl,p} \stackrel{\text{def}}{=} \iota^{nwl,p}([base, end])$$

For convenience define

$$localityReg(g, W) \stackrel{\text{def}}{=} \begin{cases} \text{dom}(\lfloor W \rfloor_{\{perm, temp\}}) & \text{if } g = \text{LOCAL} \\ \text{dom}(\lfloor W \rfloor_{\{perm\}}) & \text{if } g = \text{GLOBAL} \end{cases}$$

$localityReg(\text{LOCAL}, W)$  are the regions that local capabilities may govern - that is permanent and temporary regions.  $localityReg(\text{GLOBAL}, W)$  are the regions that global capabilities may govern - that is permanent regions. Now define the following function

We need a notion of subset between regions that is almost  $n$ -subset, but not quite. The only difference is that the view part of a region is disregarded. Define “semi  $n$ -subset” and “semi  $n$ -supset” as:

$$\frac{(s, \phi_{pub}, \phi) = (s', \phi'_{pub}, \phi') \quad \forall \hat{W}. H s \hat{W} \stackrel{n}{\subseteq} H' s' \hat{W}}{(v, s, \phi_{pub}, \phi, H) \stackrel{n}{\lesssim} (v', s', \phi'_{pub}, \phi', H')}$$

## 5.2 The logical relation

The logical relation is defined by several mutual recursive definitions. In order to handle this mutual recursion and show that this definitions are well-defined, Banach’s fixed-point theorem can be used. We have omitted the details of this construction here, but it is done by parameterising all the definitions by the value relation.

$$\begin{aligned}
\iota = (v, s, \phi_{pub}, \phi, H) \text{ is address-stratified iff} \\
\forall s', \hat{W}, n, ms, ms'. \\
(n, ms), (n, ms') \in H \ s' \ \hat{W} \Rightarrow \\
\text{dom}(ms) = \text{dom}(ms') \wedge \\
\forall a \in \text{dom}(ms). (n, ms[a \mapsto ms'(a)]) \in H \ s' \ \hat{W}
\end{aligned}$$

$$writeCondition : (((Addr \times Addr) \rightarrow Region) \times Global) \rightarrow World \xrightarrow{mon, ne} UPred(Addr^2)$$

$$writeCondition(\iota, g)(W) =$$

$$\begin{aligned}
\{ (n, (base, end)) \mid \exists r \in localityReg(g, W). \\
\exists [base', end'] \supseteq [base, end]. \\
W(r) \stackrel{n-1}{\simeq} \iota_{base', end'} \text{ and} \\
W(r) \text{ is address-stratified} \}
\end{aligned}$$

$$readCondition : Global \rightarrow World \xrightarrow{mon, ne} UPred(Addr^2)$$

$$readCondition(g)(W) =$$

$$\begin{aligned}
\{ (n, (base, end)) \mid \exists r \in localityReg(g, W). \\
\exists [base', end'] \supseteq [base, end]. \\
W(r) \stackrel{n}{\simeq} \iota_{base', end'}^{pub} \}
\end{aligned}$$

$$executeCondition(g)(W) =$$

$$\begin{aligned}
\{ (n, (perm, base, end)) \mid \forall n' < n. \\
\forall W' \supseteq W. \\
\forall a \in [base', end'] \subseteq [base, end]. \\
(n', ((perm, g), base', end', a)) \in \mathcal{E}(W') \}
\end{aligned}$$

$$\text{where } g = \text{LOCAL} \Rightarrow \sqsupseteq = \sqsupseteq^{pub}$$

$$\text{and } g = \text{GLOBAL} \Rightarrow \sqsupseteq = \sqsupseteq^{priv}$$

$$enterCondition(g)(W) =$$

$$\begin{aligned}
\{ (n, (base, end, a)) \mid \forall n' < n. \\
\forall W' \supseteq W. \\
(n', ((RX, g), base, end, a)) \in \mathcal{E}(W') \}
\end{aligned}$$

$$\text{where } g = \text{LOCAL} \Rightarrow \sqsupseteq = \sqsupseteq^{pub}$$

$$\text{and } g = \text{GLOBAL} \Rightarrow \sqsupseteq = \sqsupseteq^{priv}$$

Now define the value relation as follows:

$$\begin{aligned}
\mathcal{V} &: \text{World} \xrightarrow[\sqsupseteq^{pub}]{mon, ne} \text{UPred}(\text{Word}) \\
\mathcal{V} &\stackrel{def}{=} \lambda W. \{ (n, i) \mid i \in \mathbb{Z} \cup \{\infty\} \} \cup \\
&\quad \{ (n, ((O, g), base, end, a)) \} \cup \\
&\quad \{ (n, ((RO, g), base, end, a)) \mid \\
&\quad \quad (n, (base, end)) \in readCondition(g)(W) \} \cup \\
&\quad \{ (n, ((RW, g), base, end, a)) \mid \\
&\quad \quad (n, (base, end)) \in readCondition(g)(W) \wedge \\
&\quad \quad (n, (base, end)) \in writeCondition(\iota^{nwl}, g)(W) \} \cup \\
&\quad \{ (n, ((RWL, g), base, end, a)) \mid \\
&\quad \quad (n, (base, end)) \in readCondition(g)(W) \wedge \\
&\quad \quad (n, (base, end)) \in writeCondition(\iota^{pwl}, g)(W) \} \cup \\
&\quad \{ (n, ((RX, g), base, end, a)) \mid \\
&\quad \quad (n, (base, end)) \in readCondition(g)(W) \wedge \\
&\quad \quad (n, (RX, base, end)) \in executeCondition(g)(W) \} \cup \\
&\quad \{ (n, ((E, g), base, end, a)) \mid \\
&\quad \quad (n, (base, end, a)) \in enterCondition(g)(W) \} \cup \\
&\quad \{ (n, ((RWX, g), base, end, a)) \mid \\
&\quad \quad (n, (base, end)) \in readCondition(g)(W) \wedge \\
&\quad \quad (n, (base, end)) \in writeCondition(\iota^{nwl}, g)(W) \wedge \\
&\quad \quad (n, (RWX, base, end)) \in executeCondition(g)(W) \wedge \\
&\quad \quad (n, (RX, base, end)) \in executeCondition(g)(W) \} \cup \\
&\quad \{ (n, ((RWLX, g), base, end, a)) \mid \\
&\quad \quad (n, (base, end)) \in readCondition(g)(W) \wedge \\
&\quad \quad (n, (base, end)) \in writeCondition(\iota^{pwl}, g)(W) \wedge \\
&\quad \quad (n, (RWLX, base, end)) \in executeCondition(g)(W) \wedge \\
&\quad \quad (n, (RWX, base, end)) \in executeCondition(g)(W) \wedge \\
&\quad \quad (n, (RX, base, end)) \in executeCondition(g)(W) \}
\end{aligned}$$

$$\begin{aligned}
\mathcal{O} &: \text{World} \xrightarrow{ne} \text{UPred}(\text{Reg} \times \text{MemSegment}) \\
\mathcal{O} &\stackrel{def}{=} \lambda W. \{ (n, (reg, ms)) \mid \forall ms_f, mem', i \leq n. \\
&\quad (reg, ms \uplus ms_f) \rightarrow_i (halted, mem') \\
&\quad \Rightarrow \exists W' \sqsupseteq^{priv} W. \exists ms_r, ms'. \\
&\quad \quad mem' = ms' \uplus ms_r \uplus ms_f \wedge \\
&\quad \quad ms' :_{n-i} W' \}
\end{aligned}$$

$$\begin{aligned} \mathcal{R} &: \text{World} \xrightarrow[\sqsupseteq^{pub}]{mon, ne} \text{UPred}(\text{Reg}) \\ \mathcal{R} &\stackrel{def}{=} \lambda W. \{(n, reg) \mid \forall r \in \text{RegisterName} \setminus \{\text{pc}\}. \\ &\quad (n, reg(r)) \in \mathcal{V}(W)\} \end{aligned}$$

$$\begin{aligned} \mathcal{E} &: \text{World} \xrightarrow{ne} \text{UPred}(\text{Word}) \\ \mathcal{E} &\stackrel{def}{=} \lambda W. \{(n, pc) \mid \forall n' \leq n. \\ &\quad \forall (n', reg) \in \mathcal{R}(W). \\ &\quad \forall ms :_{n'} W. \\ &\quad (n', (reg[\text{pc} \mapsto pc], ms)) \in \mathcal{O}(W)\} \end{aligned}$$

### 5.3 Useful regions

Static region used for parts of memory that should not change.

$$\begin{aligned} \iota^{sta}(v, ms) &= (v, 1, =, =, H^{sta} ms) \\ H^{sta} ms s \hat{W} &= \{(n, ms) \mid n > 0\} \cup \{(0, ms') \mid ms' \in \text{Mem}\} \end{aligned}$$

Static region used for parts of memory that should not change and where you pass control to untrusted code.

$$\begin{aligned} \iota^{sta,u}(v, ms) &= (v, 1, =, =, H^{sta,u} ms) \\ H^{sta,u} ms s \hat{W} &= \left\{ (n, ms') \left| \begin{array}{l} ms' = ms \wedge \\ \forall a \in \text{dom}(ms). \\ ms(a) \text{ is non-local} \wedge \\ (n-1, ms(a)) \in \mathcal{V}(\xi(\hat{W})) \end{array} \right. \right\} \cup \{(0, ms') \mid ms' \in \text{Mem}\} \end{aligned}$$

$$\begin{aligned} \iota^{cnst}(v, n) &= (v, 1, =, =, H^{cnst} n) \\ H^{cnst} n' s \hat{W} &= \{(n, ms) \mid n > 0 \wedge \forall a \in \text{dom}(ms). ms(a) = n'\} \cup \{(0, ms') \mid ms' \in \text{Mem}\} \end{aligned}$$

### 5.4 Lemmas

#### 5.4.1 Anti-reduction for the observation relation

**Lemma 7** (Failing terms are in  $\mathcal{O}$  and  $\mathcal{E}$ ). *If  $(reg, ms \uplus ms_f) \rightarrow_*$  failed for all  $ms_f$ , then  $(n, (reg, ms)) \in \mathcal{O}(W)$  for any  $W$ .*

*If  $(reg[\text{pc} \mapsto w], ms) \rightarrow_*$  failed for all  $reg, ms$ , then  $(n, w) \in \mathcal{E}(W)$  for any  $W$ .* ■

*Proof.* Follows from the definitions of  $\mathcal{O}(W)$  and  $\mathcal{E}(W)$  using an (omitted) determinacy result. □

**Lemma 8** (Anti-reduction for  $\mathcal{O}$ ).

$$\begin{aligned}
& \forall n, n', i, reg, reg', ms, ms', ms_r, W, W'. \\
& n' \geq n - i \wedge W' \sqsupseteq^{priv} W \wedge \\
& (\forall ms_f. (reg, ms \uplus ms_r \uplus ms_f) \rightarrow_i (reg', ms' \uplus ms_r \uplus ms_f)) \wedge \\
& (n', (reg', ms')) \in \mathcal{O}(W') \\
& \Rightarrow (n, (reg, ms \uplus ms_r)) \in \mathcal{O}(W)
\end{aligned}$$

■

*Proof of Lemma 8.* Assume

1.  $n' \geq n - i$
2.  $W_2 \sqsupseteq^{priv} W_1$
3.  $\forall ms_f. (reg, ms \uplus ms_r \uplus ms_f) \rightarrow_i (reg', ms' \uplus ms_r \uplus ms_f)$
4.  $(n', (reg', ms')) \in \mathcal{O}(W_2)$

Show

$$(n, (reg, ms \uplus ms_r)) \in \mathcal{O}(W_1)$$

To this end let  $ms_{frame}, m'$  and  $j$  be given and assume

$$(reg, ms \uplus ms_r \uplus ms_{frame}) \rightarrow_j (halted, m') \quad (12)$$

From 3. instantiated with  $ms_{frame}$  we know

$$(reg, ms \uplus ms_r \uplus ms_{frame}) \rightarrow_i (reg', ms' \uplus ms_r \uplus ms_{frame}) \quad (13)$$

Using 12 and 13, we get

$$(reg', ms' \uplus ms_r \uplus ms_{frame}) \rightarrow_{j-i} (halted, m')$$

Using this with 4. and  $ms_r \uplus ms_{frame}$  as frame, we get  $W_3 \sqsupseteq^{priv} W_2$ ,  $ms''$  and  $ms_{rev}$  such that

5.  $m' = ms'' \uplus ms_{rev} \uplus (ms_r \uplus ms_{frame})$
6.  $ms'' :_{n'-(j-i)} W_3$

Now use  $ms_r \uplus ms_{rev}$  as the “revoked” memory,  $ms''$  as the memory that satisfies some invariants, and  $W_3$  as the desired world, then 5. gives us the split and by downwards closure 6. gives us the desired memory satisfaction.  $\square$

#### 5.4.2 Standard regions

**Lemma 9.** For all  $W$ ,  $base$ ,  $end$ ,  $n$ ,  $ms$  if

- $ms :_n W$
- $(n, ((perm, g), base, end, a)) \in \mathcal{V}(W)$
- $base \leq end$

- $perm \in \{RWLX, RWX\}$

then

$$\exists r, base', end'. [base, end] \subseteq [base', end'] \wedge W(r) \stackrel{n}{=} \iota_{base', end'}^{pwl}$$

■

*Proof of Lemma 9.* Assume

1.  $(n, ((RWLX, g), b, e, a)) \in \mathcal{V}(W)$
2.  $ms :_n W$

From Assumption 1., we get  $r_1, r_2, b_1, b_2, e_1$  and  $e_2$  such that

3.  $r_1 \in \text{localityReg}(g, W)$
4.  $r_2 \in \text{localityReg}(g, W)$
5.  $[b, e] \subseteq [b_1, e_1]$
6.  $[b, e] \subseteq [b_2, e_2]$
7.  $W(r_1) \stackrel{n}{\subset} \iota_{b_1, e_1}^{pwl}$
8.  $W(r_2) \stackrel{n}{\supset} \iota_{b_2, e_2}^{pwl}$
9.  $W(r_2)$  is address-stratified.

From Assumption 2., we get partitionen  $P$  s.t.

$$ms :_{n,p} W$$

Say  $P(r_1) = ms_1$  and  $P(r_2) = ms_2$ . First from  $(n, ms_1) \in W(r_1).H W(r_1).s \xi^{(-1)}(W)$  using , we get  $(n, ms_1) \in H_{b_1, e_1}^{pwl} 1 \xi^{(-1)}(W)$  which means  $\text{dom}(ms_1) = [b_1, e_1]$ .

Second we know  $(n, [b_2 \mapsto 0, \dots, e_2 \mapsto 0]) \in H_{b_2, e_2}^{pwl} 1 \xi^{(-1)}(W)$  and  $(n, ms_2) \in W(r_2).H W(r_2).s \xi^{(-1)}(W)$  which by Assumption 8. and 9. means  $\text{dom}(ms_2) = [b_2, e_2]$ .

Now assume for contradiction  $r_1 \neq r_2$ , then we have a contradiction with  $ms :_{n,p} W$  because  $ms_1$  and  $ms_2$  are not disjoint (by Assumptions 5. and 6.). So  $r_1 = r_2$  which also means  $[b_1, e_1] = [b_2, e_2]$ , so from Assumption 5.4.2 and 8., we get  $W(r_1) \stackrel{n}{\simeq} \iota_{b_1, e_1}^{pwl}$  which by Lemma 24 means  $W(r_1) \stackrel{n}{=} \iota_{b_1, e_1}^{pwl}$  □

**Lemma 10.**  $H_{base, end}^{pwl} s$  is monotone w.r.t  $\sqsupset^{pub}$  for all  $s \in \text{State}$  and  $base$  and  $end$  ■

*Proof of Lemma 10.* Let  $\hat{W}' \sqsupset^{pub} \hat{W}$  be given and let

$$(n, ms) \in H_{base, end}^{pwl} s \hat{W} \tag{14}$$

and show

$$(n, ms) \in H_{base, end}^{pwl} s \hat{W}'$$

From 14, we get  $\text{dom}(ms) = [base, end]$ . Now let  $a \in [base, end]$  be given and show

$$(n-1, ms(a)) \in \mathcal{V}(\xi(\hat{W}'))$$

now this follows from Lemma 77,  $\hat{W}' \sqsupset^{pub} \hat{W}$ , Theorem 1, and Assumption 14. □



**Lemma 11.**  $\iota_{base, end}^{pwl}$  is a region for all base and end. ■

*Proof of Lemma 11.* Follows from Lemma 10. □

**Lemma 12.**  $\iota_{base, end}^{pwl}$  is address-stratified. ■

*Proof.* Easy unfolding of definitions. □

**Lemma 13.**  $H_{base, end}^{nwl}$   $s$  is monotone w.r.t  $\sqsupseteq^{priv}$  for all  $s \in \text{State}$  and base and end ■

*Proof of Lemma 13.* Let  $\hat{W}' \sqsupseteq^{priv} \hat{W}$  be given and let

$$(n, ms) \in H_{base, end}^{nwl} s \hat{W} \tag{15}$$

and show

$$(n, ms) \in H_{base, end}^{nwl} s \hat{W}'$$

From 15, we get  $\text{dom}(ms) = [base, end]$ . Now let  $a \in [base, end]$  be given and show

1.  $ms(a)$  is non-local
2.  $(n - 1, ms(a)) \in \mathcal{V}(\xi(\hat{W}'))$

1. follows trivially from 15. 1. follows from Assumption 14, 1. (which we just argued),  $\hat{W}' \sqsupseteq^{priv} \hat{W}$ , Theorem 1, and Lemma 80. □

**Lemma 14.**  $\iota_{base, end}^{nwl}$  is a region for all base and end. ■

*Proof of Lemma 14.* Follows from Lemma 13 and Lemma 71. □

**Lemma 15.**  $\iota_{base, end}^{nwl}$  is address-stratified. ■

*Proof.* Easy unfolding of definitions. □

**Lemma 16.**  $\iota_{base, end}^{nwl, p}$  is a region for all base and end. ■

*Proof of Lemma 16.* Follows from Lemma 13. □

**Lemma 17.**  $\iota^{sta}(v, ms)$  is a region for all  $v \in \{\text{perm}, \text{temp}\}$  and  $ms$ . ■

*Proof of Lemma 17.*  $H^{sta}$  does not depend on  $\hat{W}$ , so it is trivial to show the necessary non-expansive and monotonicity requirements. □

**Lemma 18.**  $H^{sta, u}(ms) s$  is monotone w.r.t  $\sqsupseteq^{priv}$  for all  $s \in \text{State}$  and  $ms$ . ■

*Proof of Lemma 18.* Let  $\hat{W}' \sqsupseteq^{priv} \hat{W}$  be given and let

$$(n, ms') \in H^{sta, u}(ms) s \hat{W} \tag{16}$$

and show

$$(n, ms') \in H^{sta, u}(ms) s \hat{W}'$$

From 16, we get  $ms' = ms$ . Now let  $a \in \text{dom}(ms)$  be given and show

1.  $ms(a)$  is non-local
2.  $(n - 1, ms(a)) \in \mathcal{V}(\xi(\hat{W}'))$

1. follows trivially from 16. 1. follows from Assumption 16, 1. (which we just argued),  $\hat{W}' \sqsupseteq^{priv} \hat{W}$ , Theorem 1 and Lemma 80. □

**Lemma 19.**  $\iota^{sta,u}(v, ms)$  is a region for all  $v \in \{\text{perm}, \text{temp}\}$  and  $ms$ . ■

*Proof of Lemma 19.* Follows from Lemma 18 and Lemma 71. □

**Lemma 20.**

$$H_{base, end}^{nwl} \text{ s } \hat{W} \stackrel{n}{\subseteq} H_{base, end}^{pwl} \text{ s } \hat{W}$$

*Proof of Lemma 20.* Trivial. Let

$$(n, ms) \in H_{base, end}^{nwl} \text{ s } \hat{W}$$

and show

$$(n, ms) \in H_{base, end}^{pwl} \text{ s } \hat{W}$$

From the assumption, we get  $\text{dom}(ms) = [base, end]$ . We further need to show

$$\forall a \in \text{dom}(ms). (n-1, ms(a)) \in \mathcal{V}(\xi(\hat{W}))$$

Given  $a$ , we know from the assumption that

$$(n-1, ms(a)) \in \mathcal{V}(\xi(\hat{W}))$$

□

**Lemma 21.**

$$\forall n \in \mathbb{N}. \forall base, end \in \text{Addr}.$$

$$\iota_{base, end}^{nwl} \stackrel{n}{\approx} \iota_{base, end}^{pwl}$$

■

*Proof of Lemma 21.* Let  $n, base, end$  be given and show

$$\iota_{base, end}^{nwl} \stackrel{n}{\approx} \iota_{base, end}^{pwl}$$

They agree on the state and transition systems, so given  $\hat{W}$  it suffices to show

$$H_{base, end}^{nwl} \text{ 1 } \hat{W} \stackrel{n}{\subseteq} H_{base, end}^{pwl} \text{ 1 } \hat{W}$$

which is true by Lemma 20. □

**Lemma 22.**

$$\forall n \in \mathbb{N}. \forall base, end \in \text{Addr}.$$

$$\iota_{base, end}^{nwl, p} \stackrel{n}{\approx} \iota_{base, end}^{pwl}$$

■

*Proof of Lemma 22.* Follows from Lemma 20 (see proof of Lemma 21). □

**Lemma 23.**

$$\begin{aligned} & \forall n \in \mathbb{N}. \forall base, end \in \text{Addr}. \forall v \in \{\text{perm}, \text{temp}\}. \\ & \text{dom}(ms) = [base, end] \Rightarrow \\ & \iota_{base, end}^{sta, u}(v, ms) \stackrel{n}{\approx} \iota_{base, end}^{pw} \end{aligned}$$

■

*Proof of Lemma 23.* Essentially the same as the proof of Lemma 21 and Lemma 20. □

**Lemma 24.**

$$\begin{aligned} & \forall n \in \mathbb{N}. \forall base, end, b \in \text{Addr}. \forall \iota \in \text{Region} \\ & \iota \stackrel{n}{\approx} \iota_{base, end}^{pw} \wedge base \leq end \Rightarrow \iota \stackrel{n}{=} \iota_{base, end}^{pw} \end{aligned}$$

■

*Proof of Lemma 24.* For  $n = 0$  it is trivial, so assume  $n > 0$ . Say  $\iota = (v, s, \phi_{pub}, \phi, H)$ , then by  $\stackrel{n}{\approx}$ , we know  $s = 1$ ,  $\phi_{pub} \equiv \phi \equiv =$ , and  $H = H_{base, end}^{pw}$ . It remains to show that  $v = \text{temp}$ . To do so, we show that it cannot be the case that  $v = \text{perm}$ . If  $v = \text{perm}$ , then  $H$  must be monotone with respect to  $\sqsubseteq^{priv}$ . If we can show that this is not the case, then for  $\iota$  to be a region it must be the case that  $v \neq \text{perm}$  and thus  $v = \text{temp}$ .

To this end let  $b \notin [base, end]$  and define the worlds:

$$\begin{aligned} \xi(W) &= [0 \mapsto \iota_{base, end}^{pw}] \\ & \quad [1 \mapsto \iota_{b, b}^{pw}] \\ \xi(W') &= [0 \mapsto \iota_{base, end}^{pw}] \\ & \quad [1 \mapsto \text{revoked}] \end{aligned}$$

For these two worlds, we have  $\xi(W') \sqsubseteq^{priv} \xi(W)$  and from mono. of  $\xi^{-1}$ , we have  $W' \sqsubseteq^{priv} W$ . Now define the following memory segment:

$$ms = [base \mapsto ((\text{RO}, \text{LOCAL}), b, b, b), base + 1 \mapsto 0, \dots, end \mapsto 0]$$

It is the case that

$$(n, ms) \in H \ 1 \ W$$

but

$$(n, ms) \notin H \ 1 \ W'$$

as it is not the case that

$$(n - 1, ((\text{RO}, \text{LOCAL}), b, b, b)) \in \mathcal{V}(\xi(W')).$$

The only other option that remains is  $v = \text{temp}$ . □

### 5.4.3 Observation relation

**Lemma 25** (Observation relation ( $\mathcal{O}$ ) non-expansive).

$$W \stackrel{n}{=} W' \Rightarrow \mathcal{O}(W) \stackrel{n}{=} \mathcal{O}(W')$$

■

*Proof of Lemma 25.* □

#### 5.4.4 Register-file relation

**Lemma 26** (Register-file relation ( $\mathcal{R}$ ) non-expansive).

$$W \stackrel{n}{=} W' \Rightarrow \mathcal{R}(W) \stackrel{n}{=} \mathcal{R}(W')$$

■

*Proof of Lemma 26.*

□

**Lemma 27** (Register-file relation ( $\mathcal{R}$ ) monotone wrt  $\sqsupseteq^{pub}$ ).

$$W' \sqsupseteq^{pub} W \Rightarrow \mathcal{R}(W') \supseteq \mathcal{R}(W)$$

■

*Proof of Lemma 27.*

□

#### 5.4.5 Expression relation

**Lemma 28** (Expression relation ( $\mathcal{E}$ ) non-expansive).

$$W \stackrel{n}{=} W' \Rightarrow \mathcal{E}(W) \stackrel{n}{=} \mathcal{E}(W')$$

■

*Proof of Lemma 28.*

□

#### 5.4.6 Permission based conditions

**Lemma 29.** *If*

$$(n, (base, end)) \in readCondition(g)(revokeTemp(W))$$

*then*

$$(n, (base, end)) \in readCondition(g)(W)$$

■

*Proof of Lemma 29.*

$$(n, (base, end)) \in readCondition(g)(revokeTemp(W))$$

Gives  $r \in localityReg(g, revokeTemp(W))$  such that

$$\forall [base', end'] \subseteq [base, end]. revokeTemp(W)(r) \stackrel{n}{\simeq} \iota_{[base', end']}^{pwl}$$

Notice  $revokeTemp(W)(r)$  is a perm region, so  $revokeTemp(W)(r) = W(r)$ . Using  $r$  as witness, the result is immediate. □

**Lemma 30.** *If*

$$(n, (base, end)) \in writeCondition(\iota, g)(revokeTemp(W))$$

*then*

$$(n, (base, end)) \in writeCondition(\iota, g)(W)$$

■

*Proof of Lemma 30.*

$$(n, (base, end)) \in writeCondition(\iota, g)(revokeTemp(W))$$

Gives  $r \in localityReg(g, revokeTemp(W))$  such that

$$\forall [base', end'] \subseteq [base, end]. revokeTemp(W)(r) \stackrel{n-1}{\approx} \iota_{[base', end']}$$

and

$$revokeTemp(W)(r) \text{ is address-stratified}$$

Notice  $revokeTemp(W)(r)$  is a perm region, so  $revokeTemp(W)(r) = W(r)$ . Using  $r$  as witness, the result is immediate.  $\square$

**Lemma 31.** *If*

- $(n, (perm, base, end)) \in executeCondition(g)(revokeTemp(W))$

*then*

$$(n, (perm, base, end)) \in executeCondition(g)(W)$$

■

*Proof of Lemma 31.* Use Lemma 69.  $\square$

**Lemma 32.** *If*

- $(n, (a, base, end)) \in executeCondition(g)(revokeTemp(W))$

*then*

$$(n, (a, base, end)) \in executeCondition(g)(W)$$

■

*Proof of Lemma 32.* Use Lemma 69.  $\square$

**Lemma 33.** *If*

$$(n, (base, end)) \in writeCondition(\iota^{pwl}, LOCAL)(W)$$

*then*

$$(n, (base, end)) \in writeCondition(\iota^{nwl}, LOCAL)(W)$$

■

*Proof of lemma 33.* Follows from Lemma 22.  $\square$

**Lemma 34** (*readCondition* monotone w.r.t  $\sqsupseteq^{pub}$ ). *If*

- $W' \sqsupseteq^{pub} W$
- $(n, (base, end)) \in readCondition(g)(W)$

*then*

$$(n, (base, end)) \in readCondition(g)(W')$$

■

*Proof of Lemma 34.*  $\square$

**Lemma 35** (*readCondition* global monotonicity w.r.t  $\sqsupseteq^{priv}$ ). *If*

- $W' \sqsupseteq^{priv} W$
- $(n, (base, end)) \in readCondition(GLOBAL)(W)$

*then*

$$(n, (base, end)) \in readCondition(GLOBAL)(W')$$

■

*Proof of Lemma 35.* *readCondition*(GLOBAL)( $W$ ) picks a perm region from  $W$ . perm regions are persistent over  $\sqsupseteq^{priv}$ , so we can use the region that the assumption gives us. □

**Lemma 36** (*readCondition* downwards-closed). *If*

- $n' \leq n$
- $(n, (base, end)) \in readCondition(g)(W)$

*then*

$$(n', (base, end)) \in readCondition(g)(W)$$

■

*Proof of Lemma 36.* □

**Lemma 37** (*writeCondition* monotone w.r.t  $\sqsupseteq^{pub}$ ). *If*

- $W' \sqsupseteq^{pub} W$
- $\iota \in \{\iota^{pwl}, \iota^{nwl}, \iota^{(nwl,p)}\}$
- $(n, (base, end)) \in writeCondition(\iota, g)(W)$

*then*

$$(n, (base, end)) \in writeCondition(\iota, g)(W')$$

■

*Proof of Lemma 37.* □

**Lemma 38** (*writeCondition* global monotonicity w.r.t  $\sqsupseteq^{priv}$ ). *If*

- $W' \sqsupseteq^{priv} W$
- $\iota \in \{\iota^{nwl}, \iota^{(nwl,p)}\}$
- $(n, (base, end)) \in writeCondition(\iota, GLOBAL)(W)$

*then*

$$(n, (base, end)) \in writeCondition(\iota, GLOBAL)(W')$$

■

*Proof of Lemma 38.* *writeCondition*( $\iota$ , GLOBAL)( $W$ ) picks a perm region from  $W$ . perm regions are persistent over  $\sqsupseteq^{priv}$ , so we can use the region that the assumption gives us. □

**Lemma 39** (*writeCondition* downwards-closed). *If*

- $n' \leq n$
- $\iota \in \{\iota^{pwl}, \iota^{nwl}, \iota^{(nwl,p)}\}$
- $(n, (base, end)) \in writeCondition(\iota, g)(W)$

then

$$(n', (base, end)) \in writeCondition(\iota, g)(W)$$

■

*Proof of Lemma 39.*

□

**Lemma 40** (*execCondition* monotone w.r.t  $\sqsupseteq^{pub}$ ). *If*

- $W' \sqsupseteq^{pub} W$
- $perm \in \{RX, RWX, RWLX\}$
- $(n, (perm, base, end)) \in executeCondition(g)(W)$

then

$$(n, (perm, base, end)) \in executeCondition(\iota, g)(W')$$

■

*Proof of Lemma 40.*

□

**Lemma 41** (*execCondition* global monotonicity w.r.t  $\sqsupseteq^{priv}$ ). *If*

- $W' \sqsupseteq^{priv} W$
- $perm \in \{RX, RWX\}$
- $(n, (perm, base, end)) \in executeCondition(GLOBAL)(W)$

then

$$(n, (perm, base, end)) \in executeCondition(GLOBAL)(W')$$

■

*Proof of Lemma 41.* Assume  $W_2 \sqsupseteq^{priv} W_1$ ,  $perm \in \{RX, RWX\}$  and  $(n, (perm, base, end)) \in executeCondition(GLOBAL)(W_1)$ . Now let  $W_3 \sqsupseteq^{priv} W_2$ ,  $a \in [base', end'] \subseteq [base, end]$ , and  $n' < n$ , and show

$$(n, ((perm, GLOBAL), base', end', a)) \in \mathcal{E}(W_3)$$

by transitivity we have  $W_3 \sqsupseteq^{priv} W_1$ , so the result follows from  $(n, (perm, base, end)) \in executeCondition(GLOBAL)(W_1)$

□

**Lemma 42** (*execCondition* downwards-closed). *If*

- $n' \leq n$
- $perm \in \{RX, RWX, RWLX\}$
- $(n, (perm, base, end)) \in executeCondition(g)(W)$

then

$$(n', (perm, base, end)) \in executeCondition(g)(W)$$

■

*Proof of Lemma 42.* Follows easily from definition. □

**Lemma 43** (*enterCondition* monotone w.r.t  $\sqsupseteq^{pub}$ ). *If*

- $W' \sqsupseteq^{pub} W$
- $(n, (a, base, end)) \in enterCondition(g)(W)$

then

$$(n, (a, base, end)) \in enterCondition(\iota, g)(W')$$

■

*Proof of Lemma 43.* Follows easily from definition. □

**Lemma 44** (*enterCondition* global monotonicity w.r.t  $\sqsupseteq^{priv}$ ). *If*

- $W' \sqsupseteq^{priv} W$
- $(n, (a, base, end)) \in enterCondition(GLOBAL)(W)$

then

$$(n, (a, base, end)) \in enterCondition(GLOBAL)(W')$$

■

*Proof of Lemma 44.* Assume  $W_2 \sqsupseteq^{priv} W_1$  and  $(n, (a, base, end)) \in enterCondition(GLOBAL)(W_1)$ . Now let  $W_3 \sqsupseteq^{priv} W_2$ ,  $n' < n$ , and show

$$(n, ((RX, GLOBAL), base, end, a)) \in \mathcal{E}(W_3)$$

by transitivity we have  $W_3 \sqsupseteq^{priv} W_1$ , so the result follows from  $(n, (a, base, end)) \in enterCondition(GLOBAL)(W_1)$ . □

**Lemma 45** (*enterCondition* downwards-closed). *If*

- $n' \leq n$
- $(n, (a, base, end)) \in enterCondition(g)(W)$

then

$$(n', (a, base, end)) \in enterCondition(g)(W)$$

■

*Proof of Lemma 45.* □



### 5.4.7 LR Sanity lemmas

**Lemma 46.**

$$\begin{aligned} \forall ms, n, W \stackrel{n}{=} W'. \\ ms :_n W \wedge W \stackrel{n}{=} W' \Rightarrow ms :_n W' \end{aligned}$$

■

*Proof of Lemma 46.*

□

**Lemma 47** (Heap satisfaction downwards closure).

$$\begin{aligned} \forall ms, n' \leq n, W. \\ ms :_n W \Rightarrow ms :_{n'} W \end{aligned}$$

■

*Proof of Lemma 47.* Let  $ms, n' \leq n$ , and  $W$  be given and assume

$$ms :_n W$$

This assumption gives us  $P : active(W) \rightarrow MemSegment$  such that

1.  $ms = \biguplus_{r \in active(W)} P(r)$
- 2.

$$\begin{aligned} \forall r \in active(W). \\ \exists H, s. \\ W(r) = (-, s, -, -, H) \wedge \\ (n', P(r)) \in H(s)(\xi^{-1}(W)) \end{aligned}$$

Using  $P$  as witness, 1. is the first condition we need. Now let  $r$  be given and use 2. to get  $H$  and  $s$  such that

3.  $W(r) = (-, s, -, -, H)$
4.  $(n', P(r)) \in H(s)(\xi^{-1}(W))$

We now need to show

$$(n', P(r)) \in H(s)(\xi^{-1}(W))$$

which follows from 4.,  $n' \leq n$ , and  $H(s)(\xi^{-1}(W))$  is a UPred(MemSegment). □

**Lemma 48.** *If*

- $ms :_n W$
- $(n, ((perm, g), base, end, a)) \in \mathcal{V}(W)$
- $base \leq end$
- $perm \in \{RWLX, RWL\}$

*then*

$$g = LOCAL$$

■

*Proof of Lemma 48.* It follows as a consequence of Lemma 9. The  $n$ -equality forces the region to be temp, so for the region name to be in  $localityReg(g, W)$ , the locality must be LOCAL. □

### 5.4.8 Malloc safe to pass to adversary

**Lemma 49** (Safe values are safe to invoke.). *If  $(n + 1, w) \in \mathcal{V}(W)$ , then  $(n, \text{updatePcPerm}(w)) \in \mathcal{E}(W)$ .* ■

*Proof.*

1. Case  $w = ((\text{perm}, g), \text{base}, \text{end}, a)$  and  $\text{base} \leq a \leq \text{end}$  and  $\text{perm} \in \{\text{RX}, \text{RWX}, \text{RWLX}\}$ :
  - 1.1.  $(n + 1, (\text{perm}, \text{base}, \text{end})) \in \text{executeCondition}(g)(W)$ .  
By: definition of  $\mathcal{V}(W)$  using the fact that  $\text{perm} \in \{\text{RX}, \text{RWX}, \text{RWLX}\}$ .
  - 1.2.  $(n, ((\text{perm}, g), \text{base}, \text{end}, a)) \in \mathcal{E}(W)$ : By definition of *executeCondition* using the fact that  $\text{base} \leq a \leq \text{end}$ .
2. Case  $w = ((\text{perm}, g), \text{base}, \text{end}, a)$  and  $\text{base} \leq a \leq \text{end}$  and  $\text{perm} = \text{E}$ :
  - 2.1.  $(n + 1, (\text{base}, \text{end}, a)) \in \text{enterCondition}(g)(W)$ .  
By: definition of  $\mathcal{V}(W)$  using the fact that  $\text{perm} = \text{E}$ .
  - 2.2.  $(n, ((\text{RX}, g), \text{base}, \text{end}, a)) \in \mathcal{E}(W)$ : By definition of *enterCondition* using the fact that  $\text{base} \leq a \leq \text{end}$ .
  - 2.3.  $\text{updatePcPerm}(w) = ((\text{RX}, g), \text{base}, \text{end}, a)$ :  
By definition of *updatePcPerm*(·)
3. Otherwise:  $(n, \text{updatePcPerm}(w)) \in \mathcal{E}(W)$ :  
By Lemma 7.

□

**Lemma 50** (Malloc is safe to pass to adversary). *For  $c_{\text{malloc}}$  that satisfies the specification for malloc with region  $\iota_{\text{malloc},0}$ , if  $W(r) \sqsupseteq^{\text{priv}} \iota_{\text{malloc},0}$ , then  $(n, c_{\text{malloc}}) \in \mathcal{V}(W)$  for all  $n$ .* ■

*Proof.*

1.  $c_{\text{malloc}} = ((\text{E}, \text{GLOBAL}), \text{base}, \text{end}, a)$ .  
By: the malloc specification (Specification 1).
2. Suffices:  $(n, (\text{base}, \text{end}, a)) \in \text{enterCondition}(\text{GLOBAL})(W)$ .  
By definition of  $\mathcal{V}(W)$ .
3. Assume:  $n' < n$ ,  $W' \sqsupseteq^{\text{priv}} W$ .  
Suffices:  $(n', ((\text{RX}, \text{GLOBAL}), \text{base}, \text{end}, a)) \in \mathcal{E}(W')$ .  
By: definition of the *enterCondition*
4. Assume:  $n'' \leq n'$ ,  $(n'', \text{reg}) \in \mathcal{R}(W')$ ,  $ms :_{n''} W'$   
Suffices:  $(n'', (\text{reg}[\text{pc} \mapsto ((\text{RX}, \text{GLOBAL}), \text{base}, \text{end}, a)], ms)) \in \mathcal{O}(W')$   
By: definition of  $\mathcal{E}(W')$
5. Assume:  $i < n''$ ,  $(\text{reg}[\text{pc} \mapsto ((\text{RX}, \text{GLOBAL}), \text{base}, \text{end}, a)], ms \uplus ms_f) \rightarrow_i (\text{halted}, mem')$   
Suffices:  $\exists W'' \sqsupseteq^{\text{priv}} W'$ ,  $ms_r, ms'$ .  $mem' = ms' \uplus ms_r \uplus ms_f$  and  $ms' :_{n''-i} W''$   
By: definition of  $\mathcal{O}(W')$
6.  $W'(r) \sqsupseteq^{\text{priv}} \iota_{\text{malloc},0}$   
Easy from:  $W' \sqsupseteq^{\text{priv}} W$  and  $W(r) \sqsupseteq^{\text{priv}} \iota_{\text{malloc},0}$  using transitivity of  $\sqsupseteq^{\text{priv}}$ .
7.  $\exists P : \text{active}(W') \rightarrow \text{MemSegment}$ .  $ms :_{n'',P} W'$ , i.e.  $ms = \biguplus_{r \in \text{active}(W')} P(r)$  and  $\forall r \in \text{active}(W')$ .  $\exists H, s$ .  $W'(r) = (-, s, -, -, H)$  and  $(n'', P(r)) \in H(s)(\xi^{-1}(W'))$   
By: definition of  $ms :_{n''} W'$ .

8. Define  $ms_{frame} = \left( \biguplus_{r' \in active(W'), r' \neq r} P(r') \right) \uplus ms_f$ . Then  $ms \uplus ms_f = P(r) \uplus ms_{frame}$  and  $(n'', P(r)) \in W'(r).H (W'(r).s) (\xi^{-1}(W'))$ . Easy from the previous point.
9.  $(n'', P(r)) \in W'(r).H (W'(r).s) (\xi^{-1}([r \mapsto W'(r)]))$ , i.e.  $P(r) :_{n''} [r \mapsto W'(r)]$ .  
By: the malloc specification (Specification 1) from the previous point.
10. Case:  $reg(r_1) \in \mathbb{Z}$  and  $reg(r_1) \geq 0$ 
  - 10.1. Define  $size = reg(r_1)$
  - 10.2.  $\exists \Phi' \in ExecConf, ms'_{footprint}, ms_{alloc} \in MemSegment, j \in \mathbb{N}, j > 0 \wedge b', e' \in Addr, l'_{malloc} \in Region$ .  $(reg[pc \mapsto ((RX, GLOBAL), base, end, a)], ms \uplus ms_f) \rightarrow_j \Phi'$  and  $\Phi'.mem = ms'_{footprint} \uplus ms_{alloc} \uplus ms_{frame}$  and  $l'_{malloc} \sqsupseteq^{pub} W'(r)$  and  $ms'_{footprint} :_{n''-j} [r \mapsto l'_{malloc}]$  and  $\text{dom}(ms_{alloc}) = [b', e']$  and  $\forall a \in [b', e']$ .  $ms_{alloc}(a) = 0$  and  $\Phi'.reg = \Phi.reg[pc \mapsto updatePcPerm(w_{ret})][r_1 \mapsto ((RWX, GLOBAL), b', e', b')]$  and  $size - 1 = e' - b'$  with  $w_{ret} = \Phi.reg(r_1)$ .  
By: the malloc specification (Specification 1).
  - 10.3. Define  $W'' = W'[r \mapsto l'_{malloc}][i \mapsto l'_{b', e'}^{nwl}]$  for  $i \notin \text{dom}(W')$ . We have that  $W'' \sqsupseteq^{pub} [r \mapsto l'_{malloc}]$  and  $W'' \sqsupseteq^{pub} W'$ .  
By: definition of  $\sqsupseteq^{pub}$ , using the fact that  $l'_{malloc} \sqsupseteq^{pub} W(r)$ .
  - 10.4.  $(n''', (base', end')) \in readCondition(GLOBAL)(W'')$  for all  $n'''$ :  
By: definition of  $readCondition$ , using the region  $W''(i)$  and Lemma 21.
  - 10.5.  $(n''', (base', end')) \in writeCondition(l^{nwl}, GLOBAL)(W'')$  for all  $n'''$ :  
By: definition of  $writeCondition$ , using the region  $W''(i)$ .
  - 10.6.  $(n''', (p, base', end')) \in executeCondition(l^{nwl}, GLOBAL)(W'')$  for all  $n''', p \in \{RWX, RX\}$ :  
By: the definition of  $executeCondition$ , the FTLR (Theorem 2) using Lemmas 38, 35 and the previous two points.
  - 10.7.  $(n'', ((RWX, GLOBAL), b', e', b')) \in \mathcal{V}(W'')$ :  
By: definition of  $\mathcal{V}(W'')$  and the above three points.
  - 10.8.  $(n'' - j, \Phi.reg[r_1 \mapsto ((RWX, GLOBAL), b', e', b')]) \in \mathcal{R}(W'')$ :  
By Lemma 76, Lemma 27 using the fact that  $W'' \sqsupseteq^{pub} W'$  and  $(n'', \Phi.reg) \in \mathcal{V}(W')$ , together with the previous point.
  - 10.9.  $(n''', ms_{alloc}) \in l'_{b', e'}^{nwl}.H l'_{b', e'}^{nwl}.s W''$  for any  $n'''$ :  
By definition of  $l^{nwl}$ ,  $H^{nwl}$  and  $\mathcal{V}(\cdot)$  and the facts that  $\text{dom}(ms_{alloc}) = [b', e']$  and  $\forall a \in [b', e']$ .  $ms_{alloc}(a) = 0$ .
  - 10.10. Define  $ms' = \left( \biguplus_{r' \in active(W'), r' \neq r} P(r') \right) \uplus ms'_{footprint} \uplus ms_{alloc}$ . Then  $\Phi'.mem = ms' \uplus ms_f$  and  $ms' :_{n''-j} W''$ :  
By the facts that  $\Phi'.mem = ms'_{footprint} \uplus ms_{alloc} \uplus ms_{frame}$ ,  $ms_{frame} = \left( \biguplus_{r' \in active(W'), r' \neq r} P(r') \right) \uplus ms_f$ , the previous point, the facts that  $ms'_{footprint} :_{n''-j} [r \mapsto l'_{malloc}]$  and  $W'' \sqsupseteq^{pub} [r \mapsto l'_{malloc}]$ , the facts that  $(\forall r \in active(W')). \exists H, s. W'(r) = (-, s, -, \bar{H})$  and  $(n'', P(r)) \in H(s)(\xi^{-1}(W'))$  and  $W'' \sqsupseteq^{pub} W'$  and the public monotonicity and downwards closedness of all regions, and finally the definition of  $W''$ .
  - 10.11.  $(n'' - j + 1, w_{ret}) \in \mathcal{V}(W'')$ :  
By Lemma 77, the fact that  $W'' \sqsupseteq^{pub} W'$ , Lemma 75, and the fact that  $(n'', w_{ret}) \in \mathcal{V}(W')$ , which follows from  $w_{ret} = \Phi.reg(r_1)$  and  $(n'', reg) \in \mathcal{R}(W')$ .
  - 10.12.  $(n'' - j, updatePcPerm(w_{ret})) \in \mathcal{E}(W'')$ :  
By Lemma 49 from the previous point.

- 10.13.  $(n'' - j, (\Phi.\text{reg}[r_1 \mapsto ((\text{RWX}, \text{GLOBAL}), b', e', b')][\text{pc} \mapsto \text{updatePcPerm}(w_{\text{ret}})], ms')) \in \mathcal{O}(W'')$ :  
By: definition of  $\mathcal{E}(W'')$ , using the previous point and the facts that  
 $(n'' - j, \Phi.\text{reg}[r_1 \mapsto ((\text{RWX}, \text{GLOBAL}), b', e', b')]) \in \mathcal{R}(W'')$ ,  $ms' :_{n''-j} W''$
- 10.14.  $i > j$  and  $\Phi' \rightarrow_{i-j} (\text{halted}, \text{mem}')$ .  
By combining  $(\text{reg}[\text{pc} \mapsto ((\text{RX}, \text{GLOBAL}), \text{base}, \text{end}, a)], ms \uplus ms_f) \rightarrow_i (\text{halted}, \text{mem}')$   
with  $(\text{reg}[\text{pc} \mapsto ((\text{RX}, \text{GLOBAL}), \text{base}, \text{end}, a)], ms \uplus ms_f) \rightarrow_j \Phi'$  using Lemma 1.
- 10.15.  $\exists W''' \sqsupseteq^{\text{priv}} W'', ms_r, ms''$ .  $\text{mem}' = ms'' \uplus ms_r \uplus ms_f$  and  $ms'' :_{n-i} W'''$ .  
By: definition of  $\mathcal{O}(W''')$  from the two previous points.
- 10.16.  $W''' \sqsupseteq^{\text{priv}} W'$ :  
By Lemma 72, using the previous point and the fact that  $W'' \sqsupseteq^{\text{pub}} W'$ .
11. Case:  $\text{reg}(r_1) \notin \mathbb{Z} \vee \text{reg}(r_1) < 0$
- 11.1.  $\exists j. (\text{reg}[\text{pc} \mapsto ((\text{RX}, \text{GLOBAL}), \text{base}, \text{end}, a)], ms \uplus ms_f) \rightarrow_j \text{failed}$   
By: the malloc specification (Specification 1).
- 11.2. Contradiction with  $(\text{reg}[\text{pc} \mapsto ((\text{RX}, \text{GLOBAL}), \text{base}, \text{end}, a)], ms \uplus ms_f) \rightarrow_i (\text{halted}, \text{mem}')$
- 

#### 5.4.9 Fundamental theorem of logical relations

**Lemma 51** (Conditions for load instruction are sufficient). *If*

- $\Phi.\text{mem} :_n W$
- $c = ((\text{perm}, g), \text{base}, \text{end}, a)$
- $(n, c) \in \mathcal{V}(W)$
- $\text{readAllowed}(\text{perm})$
- $\text{withinBounds}(c)$

then  $(n - 1, \Phi.\text{mem}(a)) \in \mathcal{V}(W)$  ■

- Proof.* 1.  $(n, (\text{base}, \text{end})) \in \text{readCondition}(g)(W)$ : follows by definition of  $\mathcal{V}$  from  $(n, c) \in \mathcal{V}(W)$ .
2.  $\exists r \in \text{localityReg}(g, W)$ ,  $[\text{base}', \text{end}'] \supseteq [\text{base}, \text{end}]$ .  $W(r) \stackrel{n}{\lesssim} \iota_{\text{base}', \text{end}'}^{\text{pwl}}$ . By definition of  $\text{readCondition}(g)(W)$ .
3.  $\exists P : \text{active}(W) \rightarrow \text{MemSegment}$ .  $\Phi.\text{mem} :_{n,P} W$ . By definition of  $\Phi.\text{mem} :_n W$ .
4.  $\Phi.\text{mem} = \biguplus_{r \in \text{active}(W)} P(r)$  and  $\forall r \in \text{active}(W)$ ,  $\exists H, s$ .  $W(r) = (-, s, -, -, H)$  and  $(n, P(r)) \in H(s)(\xi^{-1}(W))$ . By definition of  $\Phi.\text{mem} :_{n,P} W$ .
5.  $r \in \text{localityReg}(g, W) \subseteq \text{active}(W)$ . By definition of  $\text{localityReg}(\cdot)$  and  $\text{active}(\cdot)$ .
6.  $\exists H, s$ .  $W(r) = (-, s, -, -, H)$  and  $(n, P(r)) \in H(s)(\xi^{-1}(W))$ . By specializing the result from Step 4. to the  $r$  from Step 2..
7.  $(n, P(r)) \in H_{\text{base}', \text{end}'}^{\text{pwl}}(s)(\xi^{-1}(W))$ . Follows by combining  $(n, P(r)) \in H(s)(\xi^{-1}(W))$  with  $W(r) \stackrel{n}{\lesssim} \iota_{\text{base}', \text{end}'}^{\text{pwl}}$  from Step 2..

8.  $\text{dom}(P(r)) = [\text{base}', \text{end}']$  and for all  $a' \in [\text{base}', \text{end}']$ .  $(n-1, P(r)(a')) \in \mathcal{V}(\xi(\xi^{-1}(W)))$ .  
By definition of  $H_{\text{base}', \text{end}'}^{\text{pwl}}$ .
9.  $a \in [\text{base}, \text{end}] \subseteq [\text{base}', \text{end}']$ . By combining *withinBounds*( $c$ ) with the fact that  $[\text{base}', \text{end}'] \supseteq [\text{base}, \text{end}]$ . from Step 2..
10. In particular, we get:  $\Phi.\text{mem}(a) = P(r)(a)$  and  $(n-1, P(r)(a)) \in \mathcal{V}(W)$ . □

**Lemma 52** (Conditions for lea instruction are sufficient). *If*

- $(n, ((\text{perm}, g), \text{base}, \text{end}, a)) \in \mathcal{V}(W)$
- $\text{perm} \neq \text{E}$

*then*  $(n, ((\text{perm}, g), \text{base}, \text{end}, a')) \in \mathcal{V}(W)$  ■

*Proof.* Follows by inspection of the cases in the definition of  $\mathcal{V}(W)$ :  $a$  is ignored in all cases except where  $\text{perm} = \text{E}$ . □

**Lemma 53** (pwl writecond implies nwl). *If*  $(n, (\text{base}, \text{end})) \in \text{writeCondition}(\iota^{\text{pwl}}, g)(W)$  *then*  $(n, (\text{base}, \text{end})) \in \text{writeCondition}(\iota^{\text{nwl}}, g)(W)$ . ■

*Proof.* 1.  $\exists r \in \text{localityReg}(g, W)$ .  $\exists [\text{base}', \text{end}'] \supseteq [\text{base}, \text{end}]$ .  $W(r) \stackrel{n-1}{\approx} \iota_{\text{base}', \text{end}'}^{\text{pwl}}$  and  $W(r)$  is address-stratified: by definition of *writeCondition*.

2. Suffices:  $W(r) \stackrel{n-1}{\approx} \iota_{\text{base}', \text{end}'}^{\text{nwl}}$ . By definition of *writeCondition*

3.  $W(r) \stackrel{n-1}{\approx} \iota_{\text{base}', \text{end}'}^{\text{pwl}} \stackrel{n-1}{\approx} \iota_{\text{base}', \text{end}'}^{\text{nwl}}$ : follows by Lemma 21. □

**Lemma 54** (execCond implies entryCond). *If*  $(n, (\text{RX}, \text{base}, \text{end})) \in \text{executeCondition}(g)(W)$  *then*  $(n, (\text{base}, \text{end}, a)) \in \text{enterCondition}(g)(W)$ . ■

*Proof.* 1. Assume:  $n' < n$ ,  $W' \supseteq W$  where  $g = \text{LOCAL} \Rightarrow \sqsupseteq = \sqsupseteq^{\text{pub}}$  and  $g = \text{GLOBAL} \Rightarrow \sqsupseteq = \sqsupseteq^{\text{priv}}$

Suffices:  $(n', ((\text{RX}, g), \text{base}, \text{end}, a)) \in \mathcal{E}(W')$

2. Case  $a \in [\text{base}, \text{end}]$ : Follows from the definition of *executeCondition*.

3. Case  $a \notin [\text{base}, \text{end}]$ : Follows by Lemma 7. □

**Lemma 55** (Conditions for restrict instruction are sufficient). *If*

- $(n, ((\text{perm}, g), \text{base}, \text{end}, a)) \in \mathcal{V}(W)$
- $(\text{perm}', g') \sqsubseteq (\text{perm}, g)$

*then*  $(n, ((\text{perm}', g'), \text{base}, \text{end}, a)) \in \mathcal{V}(W)$  ■

*Proof.* By inspection of the definition of  $\mathcal{V}(W)$ , everything follows trivially except the following.

1. If  $(n, (\text{base}, \text{end})) \in \text{writeCondition}(\iota^{\text{pwl}}, g)(W)$  then  $(n, (\text{base}, \text{end})) \in \text{writeCondition}(\iota^{\text{nwl}}, g)(W)$ : holds by lemma 53.

2. If  $(n, (RX, base, end)) \in executeCondition(g)(W)$  then  $(n, (base, end, a)) \in enterCondition(g)(W)$ .

□

**Lemma 56** (Conditions for subseg instruction are sufficient). *If*

- $(n, ((perm, g), base, end, a)) \in \mathcal{V}(W)$
- $base \leq base'$
- $end' \leq end$
- $perm \neq E$

then  $(n, ((perm, g), base', end', a)) \in \mathcal{V}(W)$  ■

*Proof.* Follows easily from the definitions of  $\mathcal{V}(W)$ ,  $readCondition$ ,  $writeCondition$ ,  $executeCondition$ . □

**Lemma 57** (Conditions for store instruction are sufficient). *If*

- $ms = ms' \uplus ms_f$
- $ms' :_n W$
- $((perm, g), base, end, a) = c$
- $(n, c) \in \mathcal{V}(W)$
- $writeAllowed(perm)$
- $withinBounds(c)$
- $(n, w) \in \mathcal{V}(W)$
- if  $w = ((-, LOCAL), -, -, -)$ , then  $perm \in \{RWLX, RWL\}$

then  $a \in \text{dom}(ms')$  (i.e.  $ms[a \mapsto w] = ms'[a \mapsto w] \uplus ms_f$ ) and  $ms'[a \mapsto w] :_n W$  ■

*Proof.* 1.  $(n, (base, end)) \in writeCondition(\iota, g)(W)$  where  $\iota = \iota^{pwl}$  or  $\iota = \iota^{nwl}$  and (if  $w = ((-, LOCAL), -, -, -)$ , then  $\iota = \iota^{pwl}$ ).

By definition of  $\mathcal{V}(W)$  and  $writeAllowed$ , from  $(n, c) \in \mathcal{V}(W)$ ,  $((perm, g), base, end, a) = c$  and  $writeAllowed(perm)$  and the fact that (if  $w = ((-, LOCAL), -, -, -)$ , then  $perm \in \{RWLX, RWL\}$ )

2.  $\exists r \in localityReg(g, W)$ .  $\exists [base', end'] \supseteq [base, end]$ .  $W(r) \stackrel{n-1}{\supseteq} \iota_{base', end'}$  and  $W(r)$  is address-stratified. By definition of  $writeCondition$ .
3.  $\exists P : active(W) \rightarrow \text{MemSegment}$ .  $ms' :_{n,P} W$ . By definition of  $ms' :_n W$ .
4.  $ms' = \biguplus_{r \in active(W)} P(r)$  and  $\forall r \in active(W)$ .  $\exists H, s$ .  $W(r) = (-, s, -, -, H)$  and  $(n, P(r)) \in H(s)(\xi^{-1}(W))$ . By definition of  $ms' :_{n,P} W$ .
5.  $\exists H, s$ .  $W(r) = (-, s, -, -, H)$  and  $(n, P(r)) \in H(s)(\xi^{-1}(W))$ . By instantiating the previous point to the  $r$  from the  $writeCondition$ .

6.  $(n, w) \in \iota.H(\iota.s)(\xi^{-1}(W))$  by definition of  $\iota^{pw\iota}, \iota^{nw\iota}$  and the fact that (if  $w = ((-, \text{LOCAL}), -, -, -)$ , then  $\iota = \iota^{pw\iota}$ ).
7. Define  $ms'_w$  such that  $\text{dom}(ms'_w) = [\text{base}', \text{end}']$ ,  $ms'_w(a) = w$  and  $ms'_w(a') = 0$  for  $a' \neq a$ . It's easy to show from the previous point that  $(n, ms'_w) \in H(s)(\xi^{-1}(W))$ .
8.  $\text{dom}(P(r)) = \text{dom}(ms'_w) = [\text{base}', \text{end}'] \ni a$  and  $(n, P(r)[a \mapsto w]) \in H(s)(\xi^{-1}(W))$  by applying the fact that  $W(r)$  is address-stratified, combined with the previous point.
9. Define  $P'(r) = P(r)[a \mapsto w]$  and  $P'(r') = P(r')$  for  $r' \neq r$ .
10.  $ms'[a \mapsto w] = \biguplus_{r \in \text{active}(W)} P'(r)$  and  $ms'[a \mapsto w] :_{n, P'} W$ . By definition of  $ms' :_{n, P} W$  and the previous two points. □

**Theorem 2** (Fundamental theorem of logical relations). *For all  $n$ ,  $\text{perm}$ ,  $\text{base}$ ,  $\text{end}$ ,  $a$ ,  $g$ ,  $W$  If one of the following holds:*

•

$$\begin{aligned} \text{perm} &= \text{RX} \wedge \\ (n, (\text{base}, \text{end})) &\in \text{readCondition}(g)(W) \end{aligned}$$

•

$$\begin{aligned} \text{perm} &= \text{RWX} \wedge \\ (n, (\text{base}, \text{end})) &\in \text{readCondition}(g)(W) \wedge \\ (n, (\text{base}, \text{end})) &\in \text{writeCondition}(\iota^{nw\iota}, g)(W) \end{aligned}$$

•

$$\begin{aligned} \text{perm} &= \text{RWLX} \wedge \\ (n, (\text{base}, \text{end})) &\in \text{readCondition}(g)(W) \wedge \\ (n, (\text{base}, \text{end})) &\in \text{writeCondition}(\iota^{pw\iota}, g)(W), \end{aligned}$$

then

$$(n, ((\text{perm}, g), \text{base}, \text{end}, a)) \in \mathcal{E}(W)$$

■

*Proof.* 1. By induction on  $n$ . In other words, assume that the theorem already holds for all  $n' < n$ .

2. Assume:  $n' \leq n$ ,  $(n', \text{reg}) \in \mathcal{R}(W)$ ,  $ms :_{n'} W$ .

Suffices:  $(n', (\text{reg}[\text{pc} \mapsto ((\text{perm}, g), \text{base}, \text{end}, a)], ms)) \in \mathcal{O}(W)$ .

By: definition of  $\mathcal{E}(W)$ .

3. Assume:  $ms_f, mem', i \leq n'$ ,  $\Phi = (\text{reg}[\text{pc} \mapsto ((\text{perm}, g), \text{base}, \text{end}, a)], ms \uplus ms_f)$  and  $\Phi \rightarrow_i (\text{halted}, mem')$ ,

Suffices:  $\exists W' \sqsupseteq^{priv} W$ ,  $ms_r, ms'$ .  $mem' = ms' \uplus ms_r \uplus ms_f$  and  $ms' :_{n'-i} W'$

By: definition of  $\mathcal{O}(W)$

4.  $i \neq 0$ , since  $(\text{reg}[\text{pc} \mapsto ((\text{perm}, g), \text{base}, \text{end}, a)], ms \uplus ms_f) \neq (\text{halted}, mem')$  for any  $mem'$ . Therefore, assume w.l.o.g. that  $i = 1 + i'$ ,

$$\Phi \rightarrow \text{conf}' \rightarrow_{i'} (\text{halted}, mem')$$

5.  $n \geq n' > 0$ , since otherwise  $i = 0$  (because  $i \leq n' \leq n$ ) and this is impossible by the previous point.
6.  $(n', \Phi.\text{reg}(\text{pc})) \in \mathcal{V}(W)$ . Proof:
  - 6.1. Assume:  $\text{perm}' \in \{\text{RX}, \text{RWX}, \text{RWLX}\}$  with  $\text{perm}' \sqsubseteq \text{perm}$   
 Suffices:  $(n', (\text{perm}', \text{base}, \text{end})) \in \text{executeCondition}(g)(W)$   
 By: the definition of  $\mathcal{V}(\cdot)$  using the assumptions
  - 6.2. Assume:  $n'' < n'$ ,  $W' \supseteq W$ ,  $a' \in [\text{base}, \text{end}]$ ,  $g = \text{LOCAL} \Rightarrow \sqsupseteq = \sqsupseteq^{\text{pub}}$ ,  $g = \text{GLOBAL} \Rightarrow \sqsupseteq = \sqsupseteq^{\text{priv}}$ .  
 Suffices:  $(n'', ((\text{perm}', g), \text{base}, \text{end}, a')) \in \mathcal{E}(W')$ . By: definition of  $\text{executeCondition}(g)(W)$
  - 6.3. By induction, using the assumptions and Lemmas 36 and 39.
7. For all  $r \in \text{RegisterName}$ ,  $(n', \Phi.\text{reg}(r)) \in \mathcal{V}(W)$ .
  - 7.1. Case  $r \neq \text{pc}$ : follows from  $(n', \text{reg}) \in \mathcal{R}(W)$  by definition of  $\mathcal{R}(W)$ .
  - 7.2. Case  $r = \text{pc}$ : by step 6..
8. By inspection of the definitions of  $\Phi \rightarrow \text{conf}'$  and  $\llbracket \text{decode}(\Phi.\text{mem}(a)) \rrbracket$  and  $\text{updatePcPerm}(\cdot)$  and  $\text{updatePc}(\cdot)$ , it is easy to see that one of the following cases must hold:
9. Case  $\text{conf}' = \text{failed}$ : contradiction, since it is not possible that  $\text{failed} \rightarrow_{i'}$  ( $\text{halted}, \text{mem}'$ ).
10. Case  $\text{conf}' = (\text{halted}, \text{mem})$ :
  - 10.1. Then  $i' = 0$  and  $\text{mem}' = \text{mem}$   
 Follows from  $(\text{halted}, \text{mem}) \rightarrow_{i'}$  ( $\text{halted}, \text{mem}$ )
  - 10.2. For  $W' = W$ ,  $ms_r = \emptyset$  and  $ms' = ms$ , we have that  $\text{mem} = ms' \uplus ms_r \uplus ms_f$  and  $ms' :_{n'-1} W'$  (using Lemma 47).
11. Case  $\text{conf}' = \Phi''[\text{reg}.\text{pc} \mapsto \text{newPc}]$ , and additionally, one of the following holds:
  - $\Phi''.\text{mem} = \Phi.\text{mem}$
  - $\Phi''.\text{mem} = \Phi.\text{mem}[a' \mapsto w]$ , with  $\Phi.\text{reg}(r_1) = ((\text{perm}', g'), \text{base}', \text{end}', a') = c$  and  $\text{writeAllowed}(\text{perm}')$  and  $\text{withinBounds}(c)$  and  $w = \Phi.\text{reg}(r_2)$  and if  $w = ((-, \text{LOCAL}), -, -, -)$ , then  $\text{perm}' \in \{\text{RWLX}, \text{RWL}\}$
 and also one of the following holds:
  - $\text{newPc} = \text{updatePcPerm}(\Phi.\text{reg}(lw))$
  - $\text{newPc} = ((\text{perm}', g'), \text{base}', \text{end}', a' + 1)$  and  $\Phi.\text{reg}(\text{pc}) = ((\text{perm}', g'), \text{base}', \text{end}', a')$
 and finally, for all  $r \in \text{RegisterName}$ , one of the following holds:
  - $\Phi''.\text{reg}(r) = \Phi.\text{reg}(r)$
  - $\Phi''.\text{reg}(r) = z$  for some  $z \in \mathbb{Z}$
  - $\Phi''.\text{reg}(r) = w$  and  $\Phi.\text{reg}(r_2) = ((\text{perm}', g'), \text{base}', \text{end}', a') = c$  and  $\text{readAllowed}(\text{perm}')$  and  $\text{withinBounds}(c)$  and  $w = \Phi.\text{mem}(a')$
  - $\Phi''.\text{reg}(r) = c$  and  $\Phi.\text{reg}(r_1) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  and  $\text{perm}' \neq \text{E}$  and  $c = ((\text{perm}', g'), \text{base}', \text{end}', a' + z)$  for some  $z \in \mathbb{Z}$



- $\Phi''.\text{reg}(r) = c$  and  $\Phi.\text{reg}(r) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  and  $(\text{perm}'', g'') \sqsubseteq (\text{perm}', g')$  and  $c = ((\text{perm}'', g''), \text{base}', \text{end}', a')$
- $\Phi''.\text{reg}(r) = c$  and  $\Phi.\text{reg}(r) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  and  $\text{base}' \leq \text{base}''$  and  $\text{end}'' \leq \text{end}'$  and  $c = ((\text{perm}', g'), \text{base}'', \text{end}'', a')$  and  $\text{perm}' \neq \text{E}$

In this case, we have:

- 11.1.  $\Phi''.\text{mem} = \text{ms}'' \uplus \text{ms}_f$  and  $\text{ms}'' :_{n'-1} W$ .
  - 11.1.1. Case  $\Phi''.\text{mem} = \Phi.\text{mem}$ : Then  $\Phi''.\text{mem} = \text{ms} \uplus \text{ms}_f$  and  $\text{ms} :_{n'-1} W$  follows by Lemma 47.
  - 11.1.2. Case  $\Phi''.\text{mem} = \Phi.\text{mem}[a' \mapsto w]$ , with  $\Phi.\text{reg}(r_1) = ((\text{perm}', g'), \text{base}', \text{end}', a') = c$  and  $\text{writeAllowed}(\text{perm}')$  and  $\text{withinBounds}(c)$  and  $w = \Phi.\text{reg}(r_2)$  and if  $w = ((-, \text{LOCAL}), -, -, -)$ , then  $\text{perm}' \in \{\text{RWLX}, \text{RWL}\}$ .  
The facts that  $\Phi''.\text{mem} = \text{ms}'' \uplus \text{ms}_f$  and  $\text{ms}'' :_{n'-1} W$  follow by Lemmas 57 and 47 using the fact that  $\text{ms} :_{n'} W$  and  $(n', \Phi.\text{reg}(r_1)) \in \mathcal{V}(W)$  and  $(n', \Phi.\text{reg}(r_2)) \in \mathcal{V}(W)$  which follows from Step 7..
- 11.2. For all  $r \in \text{RegisterName}$ ,  $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$ .
  - 11.2.1. Case  $\Phi''.\text{reg}(r) = \Phi.\text{reg}(r)$ :  $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows from Step 7. using Lemma 75.
  - 11.2.2.  $\Phi''.\text{reg}(r) = z$  for some  $z \in \mathbb{Z}$ .  $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by definition of  $\mathcal{V}(\cdot)$
  - 11.2.3.  $\Phi''.\text{reg}(r) = w$  and  $\Phi.\text{reg}(r_2) = ((\text{perm}', g'), \text{base}', \text{end}', a') = c$  and  $\text{readAllowed}(\text{perm}')$  and  $\text{withinBounds}(c)$  and  $w = \Phi.\text{mem}(a')$ :  
 $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by Lemmas 51 using the fact that  $\Phi.\text{mem} :_{n'} W$  and  $(n', \Phi.\text{reg}(r_2)) \in \mathcal{V}(W)$  which we have from step 7..
  - 11.2.4.  $\Phi''.\text{reg}(r) = c$  and  $\Phi.\text{reg}(r_1) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  and  $\text{perm}' \neq \text{E}$  and  $c = ((\text{perm}', g'), \text{base}', \text{end}', a' + z)$  for some  $z \in \mathbb{Z}$ :  
 $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by Lemmas 52 and 75 using the fact that  $(n', \Phi.\text{reg}(r_1)) \in \mathcal{V}(W)$  which we have from step 7..
  - 11.2.5.  $\Phi''.\text{reg}(r) = c$  and  $\Phi.\text{reg}(r) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  and  $(\text{perm}'', g'') \sqsubseteq (\text{perm}', g')$  and  $c = ((\text{perm}'', g''), \text{base}', \text{end}', a')$ :  
 $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by Lemmas 55 and 75 using the fact that  $(n', \Phi.\text{reg}(r)) \in \mathcal{V}(W)$  which follows from  $(n', \Phi.\text{reg}) \in \mathcal{R}(W)$  by definition.
  - 11.2.6.  $\Phi''.\text{reg}(r) = c$  and  $\Phi.\text{reg}(r) = ((\text{perm}', g'), \text{base}', \text{end}', a')$  and  $\text{base}' \leq \text{base}''$  and  $\text{end}'' \leq \text{end}'$  and  $c = ((\text{perm}', g'), \text{base}'', \text{end}'', a')$  and  $\text{perm}' \neq \text{E}$ :  
 $(n' - 1, \Phi''.\text{reg}(r)) \in \mathcal{V}(W)$  follows by Lemmas 56 and 75 using the fact that  $(n', \Phi.\text{reg}(r)) \in \mathcal{V}(W)$  which follows from  $(n', \Phi.\text{reg}) \in \mathcal{R}(W)$  by definition.
- 11.3.  $(n' - 1, \Phi''.\text{reg}) \in \mathcal{R}(W)$ : Follows from the previous point by definition of  $\mathcal{R}(W)$ .
- 11.4.  $(n' - 1, \text{newPc}) \in \mathcal{E}(W)$ :
  - 11.4.1. Case  $\text{newPc} = \text{updatePcPerm}(\Phi.\text{reg}(lw))$ : We distinguish the following cases:
    - 11.4.1.1. Case  $\Phi.\text{reg}(lw) = ((\text{E}, g'), \text{base}', \text{end}', a')$ :
      - 11.4.1.1.1.  $(n', \Phi.\text{reg}(lw)) \in \mathcal{V}(W)$ . Follows from Step 7..
      - 11.4.1.1.2.  $(n', (\text{base}', \text{end}', \text{addr}')) \in \text{enterCondition}(g')(W)$ . By definition of  $\mathcal{V}(W)$  from the previous point.
      - 11.4.1.1.3.  $(n' - 1, ((\text{RX}, g'), \text{base}', \text{end}', a')) \in \mathcal{E}(W)$ : By definition of  $\text{enterCondition}(\cdot)$  and taking  $n' = n' - 1$  and  $W' = W$

- 11.4.1.1.4.  $updatePcPerm(\Phi.reg(lv)) = ((RX, g'), base', end', a')$ : by definition of  $updatePcPerm(\cdot)$ .
- 11.4.1.2. Case  $\Phi.reg(lv) = ((perm', g'), base', end', a')$  with  $perm' \in \{RX, RWX, RWLX\}$  and  $withinBounds(\Phi.reg(lv))$ :
- 11.4.1.2.1.  $(n', \Phi.reg(lv)) \in \mathcal{V}(W)$ . Follows from Step 7..
- 11.4.1.2.2.  $(n', (perm', base', end', a')) \in executeCondition(g')(W)$ . By definition of  $\mathcal{V}(W)$  from the previous point.
- 11.4.1.2.3.  $(n' - 1, ((perm', g'), base', end', a')) \in \mathcal{E}(W)$ : By definition of  $executeCondition(\cdot)$ , taking  $n' = n' - 1$ ,  $W' = W$  and  $a = a'$ . Note that  $a' \in [base', end']$  because we have  $withinBounds(\Phi.reg(lv))$ .
- 11.4.1.2.4.  $updatePcPerm(\Phi.reg(lv)) = ((perm', g'), base', end', a')$ : by definition of  $updatePcPerm(\cdot)$ .
- 11.4.1.3. Case not  $(\Phi.reg(lv) = ((E, g'), base', end', a'))$  and not  $(\Phi.reg(lv) = ((perm', g'), base', end', a'))$  with  $perm' \in \{RX, RWX, RWLX\}$  and  $withinBounds(\Phi.reg(lv))$ :
- 11.4.1.3.1.  $updatePcPerm(\Phi.reg(lv)) = \Phi.reg(lv)$ : by definition of  $updatePcPerm(\cdot)$ .
- 11.4.1.3.2.  $(reg[pc \mapsto \Phi.reg(lv)], ms) \rightarrow failed$  for any  $reg, ms$ : by definition of the evaluation relation.
- 11.4.1.3.3.  $(n' - 1, newPc) \in \mathcal{E}(W)$ : by Lemma 7 using the previous point.
- 11.4.2. Case  $newPc = ((perm', g'), base', end', a' + 1)$  and  $\Phi''.reg(pc) = ((perm', g'), base', end', a')$ :
- 11.4.2.1. Case  $perm' \in \{RX, RWX, RWLX\}$  and  $base' \leq a' + 1 \leq end'$ :
- 11.4.2.1.1.  $(n' - 1, \Phi''.reg(pc)) \in \mathcal{V}(W)$ : by Step 11.2..
- 11.4.2.1.2.  $(n' - 1, ((perm', g'), base', end', a' + 1)) \in \mathcal{V}(W)$ : by Lemma 52 from the previous point.
- 11.4.2.1.3. One of the following holds:
- $$perm' = RX \wedge$$

$$(n' - 1, (base', end')) \in readCondition(g)(W)$$
  - $$perm' = RWX \wedge$$

$$(n' - 1, (base', end')) \in readCondition(g)(W) \wedge$$

$$(n' - 1, (base', end')) \in writeCondition(\iota^{nwl}, g)(W)$$
  - $$perm' = RWLX \wedge$$

$$(n' - 1, (base', end')) \in readCondition(g)(W) \wedge$$

$$(n' - 1, (base', end')) \in writeCondition(\iota^{pwl}, g)(W),$$
- This follows from the previous point by definition of  $\mathcal{V}(W)$
- 11.4.2.1.4.  $(n' - 1, ((perm', g'), base', end', a' + 1)) \in \mathcal{E}(W)$ : By the induction hypothesis of this lemma using the previous point.
- 11.4.2.2. Case not  $(perm' \in \{RX, RWX, RWLX\}$  and  $base' \leq a' + 1 \leq end')$ : The result follows by Lemma 7.
- 11.5.  $(n' - 1, (\Phi''.reg[pc \mapsto newPc], ms'')) \in \mathcal{O}(W)$ : by definition of  $\mathcal{E}(W)$  using the above three points.
- 11.6.  $\exists W' \sqsupseteq^{priv} W$ ,  $ms_r, ms'$ .  $mem = ms' \uplus ms_r \uplus ms_f$  and  $ms' :_{n'-i} W'$   
By: definition of  $\mathcal{O}(W)$  using the previous step and the evaluation  $conf' \rightarrow_{i'} (halted, mem')$  from Step 4..

□

#### 5.4.10 Scall macro-instruction correctness

**Definition 4.** We say that  $(reg, ms)$  is looking at  $[i_0, \dots, i_n]$  followed by  $c_{next}$  iff

- $reg(pc) = ((p, g), b, e, a)$
- $p = \text{RWX}, p = \text{RX}, \text{ or } p = \text{RWLX}$
- $a + n \leq e, b \leq a \leq e$
- $ms(a + 0, \dots, a + n) = [i_0, \dots, i_n]$
- $c_{next} = ((p, g), b, e, a + n + 1)$

■

**Definition 5.** We say that  $reg$  points to stack with  $ms_{stk}$  used and  $ms_{unused}$  unused iff

- $reg(r_{stk}) = ((\text{RWLX}, \text{LOCAL}), b_{stk}, e_{stk}, a_{stk})$
- $\text{dom}(ms_{unused}) = [a_{stk} + 1, \dots, e_{stk}]$
- $\text{dom}(ms_{stk}) = [b_{stk}, \dots, a_{stk}]$
- $b_{stk} - 1 \leq a_{stk}$

■

**Lemma 58** (scall works). *If*

- $ms :_n \text{revokeTemp}(W)$
- $\text{dom}(ms_f) \cap (\text{dom}(ms_{stk} \uplus ms_{unused} \uplus ms)) = \emptyset$
- $(reg, ms)$  is looking at **scall**  $r(\overline{r_{arg}}, \overline{r_{priv}})$  followed by  $c_{next}$
- $reg$  points to stack with  $ms_{stk}$  used and  $ms_{unused}$  unused

*Hyp-Callee If*

- $\text{dom}(ms_{unused}) = \text{dom}(ms_{act} \uplus ms'_{unused}),$
- $W' = \text{revokeTemp}(W)[\iota^{sta}(\text{temp}, ms_{stk} \uplus ms_{act} \uplus ms_f), \iota^{pub}(\text{dom}(ms'_{unused}))],$
- $ms'' :_{n-1} W'$
- $reg'$  points to stack with  $\emptyset$  used and  $ms'_{unused}$  unused
- $reg' = reg_0[\text{pc} \mapsto \text{updatePcPerm}(reg(r)), \overline{r_{arg}} \mapsto reg(\overline{r_{arg}}), r_0 \mapsto c_{ret}, r_{stk} \mapsto c_{stk}, r \mapsto reg(r)]$
- $(n - 1, c_{ret}) \in \mathcal{V}(W')$
- $(n - 1, c_{stk}) \in \mathcal{V}(W')$

then we have that  $(n - 1, (reg', ms'')) \in \mathcal{O}(W')$

*Hyp-Cont If*

- $n' \leq n - 2$
- $W'' \sqsupseteq^{pub} \text{revokeTemp}(W)$

- $ms'' :_n \text{revokeTemp}(W'')$
- for all  $r$ , we have that:

$$\text{reg}'(r) \begin{cases} = c_{next} & \text{if } r = \text{pc} \\ = \text{reg}(r) & \text{if } r \in \overline{r_{priv}} \\ \in \mathcal{V}(\text{revokeTemp}(W'')) & \text{if } \text{reg}'(r) \text{ is a global capability and } r \notin \{\text{pc}, \overline{r_{priv}}, r_{stk}\} \end{cases}$$

- $\text{reg}'$  points to stack with  $ms_{stk}$  used and  $ms''_{unused}$  unused for some  $ms''_{unused}$

then we have that  $(n', (\text{reg}', ms'' \uplus ms_f \uplus ms_{stk} \uplus ms''_{unused})) \in \mathcal{O}(W'')$

Then

- $(n, (\text{reg}, ms \uplus ms_f \uplus ms_{stk} \uplus ms_{unused})) \in \mathcal{O}(W)$

■

*Proof.* Assume  $n$  is sufficiently large to execute all the steps up to and including the jump of **scall**  $r(\overline{r_{arg}}, \overline{r_{priv}})$ . If this is not the case, then in any given memory frame the execution will not halt successfully fast enough.

Further assume

1.  $ms :_n \text{revokeTemp}(W)$
2.  $\text{dom}(ms_f) \cap (\text{dom}(ms_{stk} \uplus ms_{unused} \uplus ms)) = \emptyset$
3.  $(\text{reg}, ms)$  is looking at **scall**  $r(\overline{r_{arg}}, \overline{r_{priv}})$  followed by  $c_{next}$
4.  $\text{reg}$  points to stack with  $ms_{stk}$  used and  $ms_{unused}$  unused
5. Hyp-Callee
6. Hyp-Cont

Now we wish to apply Lemma 8. To this end let  $ms_{frame}$  be given. Executing the **scall** gives us

$$(\text{reg}, ms \uplus ms_f \uplus ms_{stk} \uplus ms_{unused} \uplus ms_{frame}) \rightarrow_i (\text{reg}_1, ms \uplus ms_f \uplus ms_{stk} \uplus ms_{act} \uplus ms'_{unused} \uplus ms_{frame})$$

where

7.  $i \leq n$
8.  $ms_{act}$  contains activation record,  $\text{reg}(\overline{r_{priv}})$ , the code return capability, and the full stack capability ( $\text{reg}(r_{stk})$  with the pointer adjusted).
9.  $\forall a \in \text{dom}(ms'_{unused}). ms'_{unused}(a) = 0$
10.  $\text{dom}(ms_{unused}) = \text{dom}(ms_{act} \uplus ms'_{unused})$
11.  $\text{reg}_1(r_0) = c_{ret} = ((\text{E}, \text{LOCAL}), -, -, -)$  where the range of authority is the same as  $\text{reg}(r_{stk})$  and it points to the first instruction of the activation code.
12.  $\text{reg}_1$  points to stack with  $\emptyset$  used and  $ms'_{unused}$  unused
13.  $\text{reg}_1(\text{pc}) = \text{updatePcPerm}(\text{reg}(\text{pc}))$

14.  $reg_1(r) = reg(r)$
15.  $reg_1(\overline{r_{args}}) = reg(\overline{r_{args}})$
16.  $\forall r' \in \text{RegisterName} \setminus \{\text{pc}, r_{stk}, r, \overline{r_{args}}\}. reg_1(r') = 0$

In order to use Lemma 8, we now need to show

$$(n_1, (reg_1, ms \uplus ms_f \uplus ms_{stk} \uplus ms_{act} \uplus ms'_{unused})) \in \mathcal{O}(W_1)$$

where

$$W_1 = \text{revokeTemp}(W)[\iota^{sta}(\text{temp}, ms_{stk} \uplus ms_{act} \uplus ms_f), \iota^{pwl}(\text{dom}(ms'_{unused}))]$$

to this end use Hyp-Callee (5.). To use this everything is satisfied directly by assumptions but the following:

17.  $ms \uplus ms_f \uplus ms_{stk} \uplus ms_{act} \uplus ms'_{unused} :_{n-1} W_1$   
Here we apply Lemma 66. By assumption 1. we have  $ms :_n \text{revokeTemp}(W)$ . So it suffices to show

$$ms_f \uplus ms_{stk} \uplus ms_{act} \uplus ms'_{unused} :_{n-1} [\iota^{sta}(\text{temp}, ms_{stk} \uplus ms_{act} \uplus ms_f), \iota^{pwl}(\text{dom}(ms'_{unused}))]$$

This turns out to be trivial as  $ms_f$ ,  $ms_{stk}$ , and  $ms_{act}$  match the static region.  $ms'_{unused}$  is all zeroes, to it trivially satisfies the  $\iota^{pwl}$  region.

18.  $(n-1, reg'(r_{stk})) \in \mathcal{V}(W_1)$   
Use Lemma 62 with 12. and that  $W_1$  has region  $\iota^{pwl}(\text{dom}(ms'_{unused}))$ .
19.  $(n-1, c_{ret}) \in \mathcal{V}(W_1)$   
To this end let
  - 19.1.  $n' < n-1$
  - 19.2.  $W_2 \sqsupseteq^{pub} W_1$
 be given and show

$$(n', \text{updatePcPerm}(c_{ret})) \in \mathcal{E}(W_2)$$

To this assume

- 19.3.  $n'' \leq n'$
- 19.4.  $(n'', reg_2) \in \mathcal{R}(W_2)$
- 19.5.  $ms' :_{n''} W_2$

be given and show

$$(n'', (reg_2[\text{pc} \mapsto \text{updatePcPerm}(c_{ret})], ms')) \in \mathcal{O}(W_2) \tag{17}$$

From 19.2. and 19.5., we can deduce that the memory can be split in the following way:

$$ms' = ms'' \uplus ms_r \uplus ms_{stk} \uplus ms_{act} \uplus ms''_{unused} \uplus ms_f$$

where  $ms''$  is the "permanent" part of memory we get from Lemma 63,  $ms_r$  is the part "re-voked" of memory from the same lemma that is not otherwise specified, and  $\text{dom}(ms'_{unused}) = \text{dom}(ms''_{unused})$ . From Lemma 63 we also get

19.6.  $ms'' :_{n''} \text{revokeTemp}(W_2)$

Assume  $n''$  is large enough to execute the rest of the `scall` instructions. If  $n''$  is not large enough, then 17 is trivial to show. To show 17 apply Lemma 8 again where  $ms_r$  is the revoked part. Let  $ms'_{frame}$  be given, the execution until just after the `scall` proceeds as follows:

$$(reg_2[\text{pc} \mapsto \text{updatePcPerm}(c_{ret})], ms' \uplus ms'_{varframe}) \rightarrow_j (reg_3, ms' \uplus ms'_{frame})$$

where

19.7.

$$reg_3(r) = \begin{cases} c_{next} & r = \text{pc} \\ c_{stk} & r = r_{stk} \\ reg(r) & r \in \{\overline{r_{priv}}\} \\ reg_2(r) & \text{otherwise} \end{cases}$$

19.8.  $reg_3$  points to stack with  $ms_{stk}$  used and  $ms_{act} \uplus ms''_{unused}$  unused

At this point, we use Hyp-Cont (6.) to show the observation predicate condition of Lemma 8:

$$(n'', (reg_3, ms'' \uplus ms_{stk} \uplus ms_{act} \uplus ms''_{unused} \uplus ms_f)) \in \mathcal{O}(W_2)$$

which

- $n'' \leq n - 2$   
Follows from (19.1.)
- $W_2 \sqsubseteq^{pub} \text{revokeTemp}(W)$   
We have

$$W_1 \sqsubseteq^{pub} \text{revokeTemp}(W)$$

and assumption 19.2. we get this by transitivity of  $\sqsubseteq^{pub}$ .

- $ms'' :_{n''} \text{revokeTemp}(W_2)$   
Exactly 19.6..
- for all  $r$ , we have that:

$$reg_3(r) \begin{cases} = c_{next} & \text{if } r = \text{pc} \\ = reg(r) & \text{if } r \in \overline{r_{priv}} \\ \in \mathcal{V}(\text{revokeTemp}(W_2)) & \text{if } reg_3(r) \text{ is a global capability and } r \notin \{\text{pc}, \overline{r_{priv}}, r_{stk}\} \end{cases}$$

The two first cases follows from 19.7.. The third follow from assumption 19.4. and 79.

- $reg'$  points to stack with  $ms_{stk}$  used and  $ms_{act} \uplus ms''_{unused}$  unused  
Exactly 19.8..

□

### 5.4.11 Malloc macro-instruction correctness

**Definition 6.** We say that “ $(reg, ms)$  links key as  $j$  to  $c_{malloc}$ ” iff

- $reg(pc) = ((perm, g), base, end, a)$
- $ms(base) = ((-, -), base_{link}, -, -)$
- $ms(base_{link} + j) = c$

■

**Lemma 59** (malloc works). *If*

- $(reg, ms)$  is looking at `malloc r k` followed by  $c_{next}$
- $k \geq 0$
- $(reg, ms)$  links `malloc as k` to  $c_{malloc}$
- $c_{malloc}$  satisfies the malloc specification with  $\iota_{malloc,0}$
- $W \sqsupseteq^{priv} [i \mapsto \iota_{malloc,0}]$
- $ms :_n W$
- $ms = ms' \uplus ms_{footprint}$
- $ms_{footprint} :_n [i \mapsto W(i)]$

*Hyp-Cont If*

- $n' \leq n - 1$
- $\iota_{malloc} \sqsupseteq^{pub} W(i)$
- $ms'_{footprint} \uplus ms' :_{n'} W [i \mapsto \iota_{malloc}]$
- $ms'_{footprint} :_{n'} [i \mapsto \iota_{malloc}]$

$$reg'(r') = \begin{cases} c_{next} & r' = pc \\ ((RWX, GLOBAL), base, end, a) & r' = r \\ reg(r) & r' \notin RegisterName_t \cup \{pc, r, r_1\} \end{cases}$$

- $end - base = k - 1$
- $\text{dom}(ms_{alloc}) = [base, end]$
- $\forall a \in [base, end]. ms_{alloc}(a) = 0$

Then we have  $(n', (reg', ms' \uplus ms'_{footprint} \uplus ms_{alloc})) \in \mathcal{O}(W[\iota_{malloc}])$

Then

$$(n, (reg, ms)) \in \mathcal{O}(W)$$

■

#### 5.4.12 Create closure macro-instruction correctness

**Lemma 60** (*crtccls* works). *If*

- $(reg, ms)$  is looking at  $\overline{\text{crtccls}}(x, r)$  followed by  $c_{next}$
- $(reg, ms)$  links *malloc* as  $k$  to  $c_{malloc}$
- $c_{malloc}$  satisfies the *malloc* specification with  $\iota_{malloc,0}$
- $W \sqsupseteq^{priv} [i \mapsto \iota_{malloc,0}]$
- $ms :_n W$
- $ms = ms' \uplus ms_{footprint}$
- $ms_{footprint} :_n [i \mapsto W(i)]$

*Hyp-Cont If*

- $n' \leq n$
- $\iota_{malloc} \sqsupseteq^{pub} W(i)$
- $ms' \uplus ms'_{footprint} :_{n'} W[i \mapsto \iota_{malloc}]$
- $ms'_{footprint} :_n [i \mapsto \iota_{malloc}]$
- 

$$reg'(r') = \begin{cases} c_{next} & r' = pc \\ c_{cls} = ((E, GLOBAL), base, end, base + 2) & r' = r_1 \\ reg(r) & r' \notin \{pc, r_1\} \cup RegisterName_t \end{cases}$$

- $ms_{cls} = ms_{act} \uplus ms_{env}$
- $c_{cls} = ((E, GLOBAL), \dots)$
- $c_{env} = ((RW, GLOBAL), base_{env}, end_{env}, base_{env})$
- $\text{dom}(ms_{env}) = [base_{env}, end_{env}]$
- $ms_{env}(base_{env}, \dots, end_{env}) = reg(\bar{r})$
- *Hyp-act*
- *If*

$$* \text{reg}''(pc) = \text{updatePcPerm}(c_{cls})$$

Then  $\exists k. \forall ms_f. (reg'', ms'' \uplus ms_{cls} \uplus ms_f) \rightarrow_k (reg''', ms'' \uplus ms_{cls} \uplus ms_f)$  where

$$reg'''(r') = \begin{cases} c_{env} & r' = c_{env} \\ \text{updatePcPerm}(reg(r)) & r' = pc \\ reg''(r') & r' \notin RegisterName_t \end{cases}$$

Then we have  $(n', (reg', ms' \uplus ms_{footprint} \uplus ms_{cls})) \in \mathcal{O}(W[i \mapsto \iota_{malloc}])$

Then

$$(n, (reg, ms)) \in \mathcal{O}(W)$$

■



### 5.4.13 Helper lemmas about the stack

**Lemma 61.** *If*

- $perm \in \{RX, RWX, RWLX\}$
- $(n, (base, end)) \text{ readCondition}(\text{LOCAL})(W)$
- $(n, (base, end)) \text{ writeCondition}(\iota^{pwl}, \text{LOCAL})(W)$

*then*

$$(n, perm, base, end) \in \text{executeCondition}(\text{LOCAL})(W)$$

■

*Proof of Lemma 61.* Assume

1.  $perm \in \{RX, RWX, RWLX\}$
2.  $(n, (base, end)) \text{ readCondition}(\text{LOCAL})(W)$
3.  $(n, (base, end)) \text{ writeCondition}(\iota^{pwl}, \text{LOCAL})(W)$

Let  $W' \sqsupseteq^{pub} W$ ,  $a$ , and  $n' \leq n$  be given and show

$$(n', ((perm, \text{LOCAL}), base, end, a)) \in \mathcal{E}(W')$$

Consider each of the three cases for  $perm$ :

4.  $perm = RWLX$   
 In this case  $\iota = \iota^{pwl}$ . If we use the FTLR (Theorem 2), then we are done. It suffices to show:
  - 4.1.  $(n', (base, end)) \in \text{readCondition}(\text{LOCAL})(W')$   
 Follows from Lemma 34, Lemma 36, and assumption 2..
  - 4.2.  $(n', (base, end)) \in \text{writeCondition}(\iota^{pwl}, \text{LOCAL})(W')$   
 Follows from Lemma 37, Lemma 36, and assumption 3..
5.  $perm = RX$   
 In this case  $\iota = \iota^{nwl}$ . If we use the FTLR (Theorem 2), then we are done. It suffices to show:
  - 5.1.  $(n', (base, end)) \in \text{readCondition}(\text{LOCAL})(W')$   
 Follows from Lemma 34, Lemma 36, and assumption 2..
  - 5.2.  $(n', (base, end)) \in \text{writeCondition}(\iota^{nwl}, \text{LOCAL})(W')$   
 Follows from Lemma 33, Lemma 37, Lemma 36, and assumption 3..
6.  $perm = RWX$   
 In this case  $\iota = \iota^{nwl}$ . If we use the FTLR (Theorem 2), then we are done. It suffices to show:
  - 6.1.  $(n', (base, end)) \in \text{readCondition}(\text{LOCAL})(W')$   
 Follows from Lemma 34, Lemma 36, and assumption 2..

□

**Lemma 62** (Stack capability in value relation). *If*

- *reg* points to stack with  $\emptyset$  used and *ms* unused
- $\exists r. W(r) = \iota^{pwl}(\text{dom}(ms))$

then

$$(n, \text{reg}(r_{stk})) \in \mathcal{V}(W)$$

■

*Proof of Lemma 62.* Say

$$\text{reg}(r_{stk}) = c_{stk} = ((\text{RWLX}, \text{LOCAL}), \text{base}, \text{end}, -)$$

Show

1.  $(n, (\text{base}, \text{end})) \in \text{readCondition}(\text{LOCAL})(W)$  :

Amounts to

$$\iota^{pwl}(\text{dom}(ms)) \stackrel{n}{\approx} \iota_{\text{base}, \text{end}}^{pwl}$$

which is true as they are even equal.

2.  $(n, (\text{base}, \text{end})) \in \text{writeCondition}(\iota^{pwl}, \text{LOCAL})(W)$  :

Using Lemma 12, this amounts to

$$\iota^{pwl}(\text{dom}(ms)) \stackrel{n}{\approx} \iota_{\text{base}, \text{end}}^{pwl}$$

which is true as they are even equal.

3.  $(n, (\text{RWLX}, \text{base}_{stk}, \text{end}_{stk})) \in \text{executeCondition}(\text{LOCAL})(W)$

Using 2. and 1., we can use Lemma 61.

4.  $(n, (\text{RWX}, \text{base}_{stk}, \text{end}_{stk})) \in \text{executeCondition}(\text{LOCAL})(W)$

Using 2. and 1., we can use Lemma 61.

5.  $(n, (\text{RX}, \text{base}_{stk}, \text{end}_{stk})) \in \text{executeCondition}(\text{LOCAL})(W)$

Using 1. and 2., we can use Lemma 61.

□

#### 5.4.14 Memory Segment Satisfaction

We expect the following lemmas to hold true:

**Lemma 63** (Revoke temporary memory satisfaction).

$$\begin{aligned} & \forall ms, n, W, W'. \\ & ms :_n W \Rightarrow \\ & \exists ms', ms_r. \\ & ms = ms' \uplus ms_r \wedge ms' :_n \text{revokeTemp}(W) \end{aligned}$$

■

*Proof of Lemma 63.*

□

**Lemma 64** (Revoke temporary memory satisfaction 2).

$$\begin{aligned}
& \forall ms, n, W, R : active(W) \rightarrow MemSegment. \\
& ms :_{n,P} W \Rightarrow \\
& \quad \exists ms', ms_r. \\
& \quad ms = ms' \uplus ms_r \wedge \\
& \quad ms' :_{n,P|\text{dom}(\lfloor W \rfloor_{\{\text{perm}\}})} revokeTemp(W) \wedge \\
& \quad ms_r = \biguplus_{r \in \lfloor W \rfloor_{\{\text{temp}\}}} P(r) \wedge \\
& \quad ms' = \biguplus_{r \in \lfloor W \rfloor_{\{\text{perm}\}}} P(r)
\end{aligned}$$

■

*Proof of Lemma 64.*

□

**Lemma 65** (Revoke temporary memory with stack).

$$\begin{aligned}
& \forall n, ms, W, reg, r_{stk}, g, base, end, a. \\
& ms :_n W \wedge (n, reg) \in \mathcal{R}(W) \wedge \\
& reg(r_{stk}) = ((RWLX, g), base, end, a) \wedge b \leq e \\
& \quad \exists ms', ms_r. \\
& \quad ms' :_n revokeTemp(W) \wedge ms = ms' \uplus ms_r
\end{aligned}$$

■

*Proof of Lemma 65.*

□

**Lemma 66** (Disjoint memory satisfaction).

$$\begin{aligned}
& \forall n. \forall ms, ms', ms''. \forall W, W', W''. \\
& ms'' = ms \uplus ms' \wedge W'' = W \uplus W' \wedge ms :_n W \wedge ms' :_n W' \Rightarrow \\
& ms'' :_n W''
\end{aligned}$$

■

*Proof of Lemma 66.*

□

**Lemma 67** (Memory satisfaction and static regions).

$$ms :_n [i \mapsto \iota^{sta}(v, ms)]$$

■

*Proof of Lemma 67.*

□

**Lemma 68** (Data only memory and standard regions). *If*

- $\forall a \in \text{dom}(ms). ms(a) \in \mathbb{N}$
- $\iota \in \{\iota^{pwl}, \iota^{nwl}, \iota^{nwl,p}\}$

then

$$ms :_n [i \mapsto \iota(\text{dom}(ms))]$$

■

*Proof of Lemma 68.*

□

#### 5.4.15 Future worlds

**Lemma 69** (World public future world of revoked world).

$$\forall W. \text{revokeTemp}(W) \sqsupseteq^{pub} W$$

■

*Proof of Lemma 69.* For all  $r$  where  $W(r) = (\text{temp}, s, \phi_{pub}, \phi, H)$ , we have  $\text{revokeTemp}(W) = \text{revoked}$ . By the public future region relation we have

$$W(r) = (\text{temp}, s, \phi_{pub}, \phi, H) \sqsupseteq^{pub} \text{revokeTemp}(W)(r) = \text{revoked}$$

all other regions remain unchanged, so this follows by reflexivity of the public future region relation. □

**Lemma 70** (World private future world of revoked world).

$$\forall W. \text{revokeTemp}(W) \sqsupseteq^{priv} W$$

■

*Proof of Lemma 70.*

□

**Lemma 71** (Public future world relation included in private future world relation).

$$W' \sqsupseteq^{pub} W \Rightarrow W' \sqsupseteq^{priv} W$$

■

*Proof of Lemma 71.*

□

**Lemma 72** (Transitivity properties between private and public future worlds).

$$W'' \sqsupseteq^{priv} W' \wedge W' \sqsupseteq^{pub} W \Rightarrow W'' \sqsupseteq^{priv} W$$

and

$$W'' \sqsupseteq^{pub} W' \wedge W' \sqsupseteq^{priv} W \Rightarrow W'' \sqsupseteq^{priv} W$$

■

*Proof of Lemma 72.*

□

**Lemma 73.**

$$\forall n, W_1, W_2, W'_1. W_1 \stackrel{n}{=} W_2 \wedge W'_1 \sqsupseteq^{pub} W_1 \Rightarrow \exists W'_2. W'_2 \stackrel{n}{=} W'_1 \wedge W'_2 \sqsupseteq^{pub} W_2$$

■

*Proof of Lemma 73.* Construct  $W'_2$  as follows:

$$W_2(r) = \begin{cases} (w'_1, s'_1, \phi_{pub2}, \phi_2, H_2) & \text{if } r \in \text{dom}(W_2) \text{ and } W'_1(r) = (w'_1, s'_1, -, -, -) \\ & \text{and } W_2(r) = (-, -, \phi_{pub2}, \phi_2, H_2) \\ W'_1(r) & \text{otherwise} \end{cases}$$

Notice  $\text{dom}(W'_2) = \text{dom}(W'_1)$ . □

**Lemma 74.**

$$\forall n, W_1, W_2, W'_1. \quad W_1 \stackrel{n}{=} W_2 \wedge W'_1 \sqsupseteq^{priv} W_1 \Rightarrow \exists W'_2. W_2 \stackrel{n}{=} W'_1 \wedge W'_2 \sqsupseteq^{priv} W_2$$

■

*Proof of Lemma 74.* Construct  $W'_2$  as follows:

$$W_2(r) = \begin{cases} (w'_1, s'_1, \phi_{pub2}, \phi_2, H_2) & \text{if } r \in \text{dom}(W_2) \text{ and } W'_1(r) = (w'_1, s'_1, -, -, -) \\ & \text{and } W_2(r) = (-, -, \phi_{pub2}, \phi_2, H_2) \\ W'_1(r) & \text{otherwise} \end{cases}$$

□

#### 5.4.16 Value relation

**Lemma 75** (Value relation downwards closed).

$$n' \leq n \wedge (n, w) \in \mathcal{V}(W) \Rightarrow (n', w) \in \mathcal{V}(W)$$

■

*Proof.* By definition of  $\mathcal{V}(W)$  using Lemma 36, 39, 42 and 45. □

**Lemma 76** (Register relation downwards closed).

$$n' \leq n \wedge (n, w) \in \mathcal{R}(W) \Rightarrow (n', w) \in \mathcal{R}(W)$$

■

*Proof.* By definition of  $\mathcal{R}(W)$  using Lemma 75. □

**Lemma 77** (Value relation monotone wrt  $\sqsupseteq^{pub}$ ).

$$W' \sqsupseteq^{pub} W \wedge (n, w) \in \mathcal{V}(W) \Rightarrow (n, w) \in \mathcal{V}(W')$$

■

*Proof of lemma 77.* Follows from Lemma 34, Lemma 37, Lemma 40, and Lemma 43. □

**Lemma 78.** *If*

$$(n, w) \in \mathcal{V}(\text{revokeTemp}(W))$$

*then*

$$(n, w) \in \mathcal{V}(W)$$

■

*Proof of Lemma 78.* Follows from Lemma 29, Lemma 30, Lemma 31, and Lemma 32. □

**Lemma 79** (Global capabilities monotone wrt  $\sqsupseteq^{priv}$ ).

$$\begin{aligned} & \forall n, perm, base, end, a, W, W'. \\ & (n, ((perm, GLOBAL), base, end, a)) \in \mathcal{V}(W) \wedge W' \sqsupseteq^{priv} W \\ & \Rightarrow (n, ((perm, GLOBAL), base, end, a)) \in \mathcal{V}(W') \end{aligned}$$

■

*Proof of Lemma 79.* Assume

1.  $perm \notin \{RWL, RWLX\}$
2.  $W' \sqsupseteq^{priv} W$
3.  $(n, ((perm, GLOBAL), base, end, a)) \in \mathcal{V}(W)$

and show

$$(n, ((perm, GLOBAL), base, end, a)) \in \mathcal{V}(W')$$

to this end consider the possible cases of  $perm$  and show that each of the necessary conditions hold:

1.  $perm = \circ$   
Trivial
2.  $perm = RO$   
Follows from Lemma 35.
3.  $perm = RW$   
Follows from Lemma 35 and Lemma 38.
4.  $perm = RX$   
Follows from Lemma 35 and Lemma 41.
5.  $perm = RWX$   
Follows from Lemma 35, Lemma 38, and Lemma 41.
6.  $perm = E$   
Lemma 44

□

**Lemma 80** (Non local words monotone wrt  $\sqsupseteq^{priv}$ ).

$$\begin{aligned} & \forall n, perm, base, end, a, W, W', w. \\ & w \text{ is non-local} \wedge \\ & (n, w) \in \mathcal{V}(W) \wedge W' \sqsupseteq^{priv} W \\ & \Rightarrow (n, w) \in \mathcal{V}(W') \end{aligned}$$

■

*Proof of Lemma 80.* If  $w = ((perm, GLOBAL), base, end, a)$ , then let follows from Lemma 79.

If  $w \in \mathbb{Z}$ , then it follows from the fact that  $i \in \mathcal{V}(W'')$  for all  $i \in \mathbb{Z}$  and  $W'' \in \text{World}$ . □

## 6 Other examples and applications

This section contains some ideas about other examples and applications than the ticket dispenser example.

### 6.1 Stack and return pointer handling without OS involvement using local capabilities

The idea of this example would be to work out and prove a calling convention that enforces well-bracketed control flow and encapsulation of local variables using CHERI's local capabilities.

When one function invokes another function, the essential idea is that:

- Stack pointer is passed as a local and store-local capability.
- Return pointer is passed as a local capability.

Since local pointers cannot leave the registers except into regions for which a store-local capability is available, this basic idea seems to enforce a number of useful properties: well-bracketedness of control flow and encapsulation of private state stored on the stack. On the other hand, it also seems to validate the standard C treatment of the stack: the stack can be reused after a function returns, even between distrusting parties. However, safety/security of this design is very non-trivial and seems to rely on some non-trivial reasoning:

**Only stack is store-local?** A critical assumption is that adversary code has no way to *store* local capabilities except on the stack. The reason that it is fine to store local capabilities on the stack is that the adversary only has a *local* capability to the stack and cannot usefully store that capability anywhere. However, this means that we need to rely on the runtime system of our programming language to be careful when handing out store-local capabilities: only the libc startup code should initialise the stack as store-local and malloc should *not* produce them. This basically means that the libc initialisation code (or whatever component produces the initial stack pointer) is part of our TCB.

**Requirement for clearing the stack** Imagine the following trusted C function:

```
void myfunction(){
    advfunction1();
    advfunction2();
}
```

where `advfunction1()` and `advfunction2()` are adversary functions. In the standard C treatment of the stack, `advfunction2()` would get the same stack pointer as `advfunction1()`. This is supposed to be safe since `advfunction1()` cannot have kept capabilities for the stack after its execution. But what if we require that the two functions have no way of communicating with each other? Concretely, `advfunction1()` has access to some secrets that must not be leaked to `advfunction2()`. How can we prevent `advfunction1()` from storing the secret somewhere on the stack and relying on `advfunction2()` from receiving the same stack pointer where it can read the secret? The most obvious solution seems to be that we should fully clear the stack (overwrite it with zeros) after the return of any adversary function, but this could cause an important overhead. Perhaps the processor should accommodate this with a special instruction that can zero the entire array that a capability points to?

**What do return pointers look like?** An important question is what return pointers look like? Since we want to protect the caller from the callee, it's important that the return pointer is opaque, i.e. an entry pointer. The entry pointer will point to a closure that contains the next instruction to execute, as well as the previous stack pointer. But since stack pointers are local, this means that the return pointer closure should be stored in a region of memory for which we have store-local permission, i.e. on the stack. This means we need the following in our calling convention: before invoking a function, we push the stack pointer and the instruction pointer after invocation on the stack, we construct a return pointer by copying the stack pointer, limiting it to these two entries and making it an entry pointer. Then we shrink the stack pointer to the unused part of the stack and jump.

**Only one-way protection in higher-order settings?** Another important point is that, in a sense, local capabilities provide only one-way protection: the caller is protected from the callee but not vice-versa. Concretely: when invoking a function with some arguments marked as local, the caller is guaranteed that the callee will not have been able to store the capabilities anywhere (except perhaps on the stack, see above). However, the callee seems to have more limited guarantees: Particularly, the caller may have kept its own stack capability and this stack capability may (and typically will) also cover the part of the stack that is "owned" by the callee. In this sense, the guarantees are more limited than in a linear language.

So what does this mean? In a first-order language, this is all fine, but what if we are in a higher-order language. Imagine the following (in some ML-like language):

```
let f = fun callback =>
  let ... in
  let ret = callback() in
  ...
//adversary top function
let advtop = f( (fun y => ...) )
```

Our trusted function `f` is invoked by the adversary (from function `advtop()`) and wants to invoke an untrusted callback received from the adversary. When invoking the closure, we don't want it to be able to access `f`'s local variables which it has stored on the stack. To achieve this, we only give it a stack pointer that covers the part of the stack that is unused by `f`. However, the callback may be implemented as an entry pointer that carries capabilities, particularly the capability to `advtop`'s stack pointer, which includes the part of the stack that is now used by `f` and contains `f`'s local variables.

So how do we deal with this? Perhaps we should use the fact that this is only possible when `f`'s callback argument is allocated to some part of the memory to which `advtop` has store-local permissions (since the callback contains a reference to the stack to which `advtop` only has a local capability). I see basically three ways to do this, all based on the idea of enforcing that the callback should be constructed in a part of memory for which no store-local permissions are available:

- One way to exclude the scenario is to require that callbacks are provided as non-local capabilities. The downside of this is that local callbacks can be useful for the caller to prevent the callee from storing them.
- Another way to exclude the scenario is to require that the stack is allocated in a fixed part of the address space and to check that callbacks point outside of this region before invoking them.



- Perhaps we should require that store-local permissions cannot be removed from a capability and simply require that callback pointers do not have store-local set. Perhaps we can allow store-local permissions to be given up, but only if the corresponding part of memory is fully zeroed in the process (or at least all local capabilities stored in the region).

## 6.2 A result to prove...

The simplest thing that comes to mind as a formal result for all of the above is to look at a concrete program that clearly relies on properties like well-bracketed control flow and encapsulation of local variables and prove it correct. As a concrete example: we might show an assembly program that corresponds to the following (a higher-order program that crosses trust boundaries and relies on local variable encapsulation and well-bracketed control flow):

```
let trustedCode = fun adversary =>
  let x = ref 0 in
  let callback = fun adv2 =>
    x := !x + 1;
    let y = ref (!x) in
    adv2 unit;
    assert (!x == !y);
    x := !x - 1)
  let _ = adversary callback
  assert (!x == 0)
```

## 7 Related reading

This is a list of related work that might be interesting to read in the context of this project.

### 7.1 Capability machines

#### 7.1.1 M-Machine

More than 20 years ago, Carter et al. [1994] have described the use of capabilities in the M-Machine. They do seem to have a reference for the instruction set after all [Dally et al., 1995]; it seems like the server was just temporarily down when we were looking for this the first time...

#### 7.1.2 CHERI

The CHERI processor is a much more recent capability machine, described by Woodruff et al. [2014], Watson et al. [2015].

Another result of this project is also CheriBSD: an adaptation of FreeBSD to the CHERI processor.<sup>5</sup> It is not separately described in a published paper, but mentioned in the papers cited above and in some tech reports (see url). This work includes a pure-capability ABI that could provide some interesting examples.

The CHERI team also has a webpage with all of their CHERI-related publications (including TRs and such)<sup>6</sup>.

<sup>5</sup><http://www.cl.cam.ac.uk/research/security/ctsr/cheri/cheribsd.html>

<sup>6</sup><http://www.cl.cam.ac.uk/research/security/ctsr/cheri/>

## 7.2 Logical Relations

Some papers on logical relations that are relevant for this work are the following:

Hur and Dreyer [2011] describe a logical relation between ML and a (standard) assembly language for expressing compiler correctness. Relevant because they target an assembly language, and they use biorthogonality.

Dreyer et al. [2010] describe a logical relation for a ML-like language and use public/private transitions to reason about well-bracketed control flow. Relevant because we are considering to cover an example of enforcing well-bracketed control flow in a capability machine.

Devriese et al. [2016] describe a logical relation for a JavaScript-like language with object capabilities. Relevant because it treats object capabilities, albeit in a JavaScript-like lambda calculus. It also deals with an untyped language, using a semantic unitype.

## References

- Lars Birkedal and Aleš Bizjak. A Taste of Categorical Logic — tutorial notes. <http://cs.au.dk/~birke/modures/tutorial/categorical-logic-tutorial-notes.pdf>, 2014.
- Lars Birkedal, Kristian Støvring, and Jacob Thamsborg. The category-theoretic solution of recursive metric-space equations. *Theoretical Computer Science*, 411(47):4102 – 4122, 2010. ISSN 0304-3975.
- A. Bizjak. Some theorems about mutually recursive domain equations in the category of preordered COFes. Unpublished note. Available at <http://cs.au.dk/~abizjak/documents/notes/mutually-recursive-domain-eq.pdf>, 2017.
- Nicholas P. Carter, Stephen W. Keckler, and William J. Dally. Hardware support for fast capability-based addressing. In *Proceedings of the Sixth International Conference on Architectural Support for Programming Languages and Operating Systems*, ASPLOS VI, pages 319–327, New York, NY, USA, 1994. ACM. ISBN 0-89791-660-3. doi: 10.1145/195473.195579. URL <http://doi.acm.org/10.1145/195473.195579>.
- William J. Dally, Stephen W. Keckler, Nick Carter, Andrew Chang, Marco Fillo, and Whay S. Lee. The m-machine instruction set reference manual v1.55. Technical Report Memo 59, CVA, Stanford, 1995. URL <http://cva.stanford.edu/publications/1997/isa-1.55.ps.Z>.
- Dominique Devriese, Lars Birkedal, and Frank Piessens. Reasoning about object capabilities using logical relations and effect parametricity. In *IEEE European Symposium on Security and Privacy*. IEEE, 2016.
- Derek Dreyer, Georg Neis, and Lars Birkedal. The impact of higher-order state and control effects on local relational reasoning. In *International Conference on Functional Programming*, pages 143–156. ACM, 2010. doi: 10.1145/1863543.1863566.
- Chung-Kil Hur and Derek Dreyer. A kripke logical relation between ml and assembly. In *ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages*, pages 133–146. ACM, 2011. doi: 10.1145/1926385.1926402.
- R. N. M. Watson, J. Woodruff, P. G. Neumann, S. W. Moore, J. Anderson, D. Chisnall, N. Dave, B. Davis, K. Gudka, B. Laurie, S. J. Murdoch, R. Norton, M. Roe, S. Son, and M. Vadera. Cheri: A hybrid capability-system architecture for scalable software compartmentalization. In *IEEE Symposium on Security and Privacy*, pages 20–37, 2015. doi: 10.1109/SP.2015.9.

Jonathan Woodruff, Robert N.M. Watson, David Chisnall, Simon W. Moore, Jonathan Anderson, Brooks Davis, Ben Laurie, Peter G. Neumann, Robert Norton, and Michael Roe. The cheri capability model: Revisiting risc in an age of risk. In *International Symposium on Computer Architecture*, pages 457–468, Piscataway, NJ, USA, 2014. IEEE Press.