

Binary Counters

Integer Representations towards Efficient Counting in the Bit Probe Model

(paper presented at TAMC 2011)

Gerth Stølting Brodal (Aarhus Universitet)

Mark Greve (Aarhus Universitet)

Vineet Pandey (BITS Pilani, Indien)

S. Srinivasa Rao (Seoul, Syd Korea)

O

1

10

1

1

100

101

1

1

0

1

1

1

1000

1001

10 10

1011

1

1

0

0

1101

1

1

1

0

1

1

1

1

0000

- we are counting modulo $10000_2 = 16_{10}$

1011



$$1 \cdot 2^3 + 0 \cdot 2^2 + 1 \cdot 2^1 + 1 \cdot 2^0 = 8 + 2 + 1 = 11_{10}$$

Decimal Binary

0 0000

1 0001

2 0010

3 0011

4 0100

5 0101

6 0110

7 0111

8 1000

9 1001

10 1010

11 1011

12 1100

13 1101


14 1110

15 1111

0 0000

Algorithm


Reads 4 bits
Writes 4 bits



Decimal Binary Reflected Gray code

"To get the next code, for a code with even parity, flip the rightmost bit. For a code with odd parity, find the rightmost '1' and flip the bit to its left. The only special case is when the last bit b_n is the only '1' in the code. This is also the last code in the sequence."

0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000
0	0000	0000



Always reads 4 bits
Always writes 1 bit

March 17, 1953


F. GRAY

2,632,058

PULSE CODE COMMUNICATION



Filed Nov. 13, 1947

4 Sheets-Sheet 1




Question

Does there exist a counter where one never needs to read all bits to increment the counter ?




Decimal

0	<u>0000</u>
1	0 <u>001</u>
2	<u>0100</u>
3	<u>0101</u>
4	<u>1101</u>
5	1 <u>001</u>
6	<u>1100</u>
7	<u>1110</u>
8	<u>0110</u>
9	<u>0111</u>
10	<u>1111</u>
11	1 <u>011</u>
12	<u>1000</u>
13	<u>1010</u>
14	<u>0010</u>
15	0 <u>011</u>
0	<u>0000</u>



Always reads 3 bits
 Always writes ≤ 2 bits

Generalization to n bit counters



X
 $n-4$ bit Gray code
 $n-4$ reads
1 writes

Y
4 bits
3 reads
2 writes

metode Increment(XY)

inc(X)

if ($X == 0$) inc(Y)

Always reads $n-1$ bits
Always writes ≤ 3 bits

Theorem


4-bit counter 3 reads and 2 writes

n -bit counter $n-1$ reads and 3 writes

Open problems

$n-1$ reads and 2 writes ?

« n reads and writes ? [number of reads at least $\log_2 n$]



$n=5$


		bits read				
		1	2	3	4	5
bits written	1	⊥	⊥	⊥	?	+ ¹
	2	⊥	⊥	⊥	?	+
	3	⊥	⊥	⊥	+ ²	+
	4	⊥	⊥	⊥	+	+
	5	⊥	⊥	⊥	+	+

Redundant Counters

Represent L different values
using $d > \log L$ bits

Efficiency $E = L / 2^d$

Redundant counter with $E = 1/2$



**standard binary counter
with delayed increment**

Idea: Each increment of X_L performs one step of the delayed increment of X_H

$n+1$ bits	2^n values	$\log n + 2$ reads	3 writes
------------	--------------	--------------------	----------

Redundant counter with $E = 1/2$

	carry	X_H					X_L		
increment ↻	<u>1</u>	0	1	0	1	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>
↻	<u>1</u>	0	1	0	<u>1</u>	0	<u>0</u>	<u>0</u>	<u>1</u>
↻	<u>1</u>	0	1	<u>0</u>	0	0	<u>0</u>	<u>1</u>	<u>1</u>
⋮	<u>0</u>	0	<u>1</u>	<u>1</u>	0	0	<u>0</u>	<u>1</u>	<u>0</u>
	<u>0</u>	<u>0</u>	1	1	0	0	<u>1</u>	<u>1</u>	<u>0</u>
	0	0	1	1	0	0	<u>1</u>	<u>1</u>	<u>1</u>
	0	0	1	1	0	0	<u>1</u>	<u>0</u>	<u>1</u>
	0	0	1	1	0	0	<u>1</u>	<u>0</u>	<u>0</u>
	<u>1</u>	0	1	1	0	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
	<u>0</u>	0	1	1	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>

$$\text{Value} = \text{Val}(X_L) + 2^{|X_L|} \cdot (\text{Val}(X_H) + \text{carry} \cdot 2^{\text{Val}(X_L)})$$

$n+1$ bits

2^n values

$\log n + 2$ reads


3 writes

Redundant counter with $E = 1/2$

	carry	X_H					X_L		
increment ↻	<u>1</u>	0	1	0	1	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>
↻	<u>1</u>	0	1	0	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>
↻	<u>1</u>	0	1	<u>0</u>	<u>0</u>	0	<u>0</u>	<u>1</u>	<u>1</u>
⋮	<u>1</u>	0	<u>1</u>	<u>1</u>	0	0	<u>0</u>	<u>1</u>	<u>0</u>
delayed reset →	<u>0</u>	<u>0</u>	1	1	0	0	<u>1</u>	<u>1</u>	<u>0</u>
	0	0	1	1	0	0	<u>1</u>	<u>1</u>	<u>1</u>
	0	0	1	1	0	0	<u>1</u>	<u>0</u>	<u>1</u>
	0	0	1	1	0	0	<u>1</u>	<u>0</u>	<u>0</u>
	<u>1</u>	0	1	1	0	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
delayed reset →	<u>1</u>	0	1	1	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>

$n+1$ bits
 2^n values
 $\log n + 3$ reads
2 writes

Redundant counter with $E = 1 - O(1/2^t)$



delayed standard binary counter

"Carry" : part of counter = $0.. 2^t-3$, set = 2^t-2 , clear 2^t-1

$n+t$ bits $(2^t-2) \cdot 2^n$ values $\log n+t+2$ reads 4 writes

Redundant Counters

Efficiency	Space	Reads	Writes
$1/2$	$n + 1$	$\log n + 2$	3
		$\log n + 3$	2
$1 - O(1/2^t)$	$n + t$	$\log n + t + 3$	4
		$\log n + t + 4$	3

Open problem 1 write and « n reads ?

Addition of Counters

Numbers in the range $0..2^n-1$ and $0..2^m-1$ ($m \leq n$)

Space	Reads	Writes
$n + O(\log n)$	$\Theta(m + \log n)$	
$n + O(\log \log n)$	$\Theta(m + \log n \cdot \log \log n)$	$\Theta(m)$
$n + O(1)$	$\Theta(m + \log^2 n)$	

Ideas: $\log n$ blocks of $2^0, 2^0, 2^1, 2^2, \dots, 2^i, 2^{i+1}, \dots$ bits
Incremental carry propagation

THANK YOU